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Introduction
At the Large Hadron Collider (LHC), in the context of the ATLAS experiment, for the so-called
Phase-II, the instantaneous luminosity is expected to reach 5 · 1034 cm−2s−1. In such conditions
the overlapping collisions and the QCD multi-jet production makes triggering on heavy fermions
(such as b quarks and τ leptons) an extremely diﬃcult challenge. The standard methods used at
oﬀ-line levels to select these objects such as b-tagging and primary vertex reconstruction require
full granularity information from the tracker of the ATLAS detector and are therefore too time
consuming to be implemented at high rate trigger level. Within the ATLAS experiment, the FTK
(Fast Tracker) project has developed a custom processor that is capable of reconstructing all the
tracks within an event after the Level-1 trigger. In fact FTK can provide real time tracking
at 100 kHz (Level-1 maximum output rate) using a highly parallelized and high performance
system.
My work in this framework is focused on two diﬀerent subjects belonging to diﬀerent ﬁelds but
strongly motivated and logically connected by the guide line of my thesis, that is the improvement
of full on-line tracking as the indispensable ingredient for competitive physics with b-quarks and
heavy ﬂavors in general in the ATLAS experiment. This topic is very high priority for the high
energy community and the ultimate aim of my thesis. The Associative Memory idea is the main,
fundamental piece of this picture, and the ﬁrst part of my work consisted in the participation
to the construction and test of this fundamental part of the FTK processor. The second part
of my work is addresses the study of the a high rate trigger chain for a speciﬁc physic case of
purely hadronic events rich of b-quarks, where FTK and L1 high rate selections have to be tuned
together for better results.
In the ﬁrst chapter of my thesis I describe the ATLAS detector and the Large Hadron Collider.
After a brief description of the particle accelerator, I describe the sub detectors composing the
ATLAS experiment.
The trigger system has a particular relevance for the work I carried out in thesis I therefore
describe its functionality and structure in the second chapter together with a detailed description
of the FTK system. In the same chapter I also summarize the FTK performances showing that
early availability of high quality reconstructed tracks immediately after the Level-1 increases the
signal eﬃciency while maintaining a suitable background rate.
The core of the FTK system is a board equipped with custom Associative Memory chips
(AM board) capable of ultra-parallelized pattern matching. This is the most important and
characteristic part of the system. In the third chapter I describe this electronic board including
all the details that have allowed me to participate to the development and test of part of this
system. The original work I carried on this board is described in the fourth chapter and consisted
in the development of modules for the data processing and for the time monitoring; in tests
on the serial link signal integrity; and in measurement of the level of power dissipation. The
development of these latter modules is completed with the development of a software package
capable of analysing the data provided by the modules. Some of the time analysis results will
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be shown.
The second part of the original work is reported in the ﬁfth chapter and concerns the de-
velopment of new trigger algorithms for multi b-jet events. Once the FTK system will be fully
functional the High Level Trigger performance will be highly improved and it will become im-
portant to optimize lower trigger level (Level-1) to be able to proﬁt at best of the improved
trigger performance. For this reason a new approach on Level-1 selection of purely hadronic
decays of the Higgs boson has been developed. The new strategies rely on global features of the
event and not only on single thresholds. The Randall-Sundrum Graviton with a mass of 500
GeV, decaying to a couple of Standard Model Higgs each one decaying to bb¯ has been used as
benchmark signal. The trigger algorithms developed follow two major strategies: the tagging of
calorimetric clusters consistent with semileptonic decay of the b quarks global event kinematic.
Eﬃciencies for both signal and background processes are calculated for both selection algorithms
to demonstrate their feasibility and performance.
Chapter 1
The LHC accelerator and the
ATLAS Experiment
1.1 The Large Hadron Collider
The Large Hadron Collider (LHC) [1] is a circular particle accelerator for protons an lead ions.
It is located 100 m underground at the CERN laboratories in the 27 Km circular tunnel that
previously hosted the Large Electron Positron collider (LEP). LHC is the last stage of a sequence
of accelerating machines designed to accelerate two beams of protons (p) up to a center of mass
energy
√
s equal to 14 TeV. The machine is built in order to circulate the two beams in opposite
directions and thus produce, in four interaction points (IP), proton-proton (p-p), ion-proton and
ion-ion collisions. At each IP the collisions are detected and studied by one of the six experiments:
ATLAS[2], CMS[3], LHCb[4], ALICE[5], LHCf[6] and TOTEM[7]. A representation of LHC along
with the experiments is shown in Figure 1.1.
Figure 1.1: LHC schematics showing the location of the four main experiments.
A critical parameter of the accelerating machine, whereby the collision rate is quantiﬁed, is
the instantaneous Luminosity L. It measures the surface density of particles colliding per unit
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time and for machines like LHC is calculated taking into account the number of particles in each
bunch, the number of bunches, their frequency of revolution and their transversal dimension with
respect the beam line. The production rate of a particular process is then calculated multiplying
the instantaneous luminosity by the process cross-section. The design luminosity of LHC is
1034 cm−2s−1 and can produce p-p collisions for center of mass energies (
√
s) up to 14 TeV. Due
to initial diﬃculties and technical failures of a number of the dipole superconducting magnets
it has functioned at lower energies (7 TeV, 8 TeV) and lower luminosities (between 0.5 and
4.5 · 1033 cm−2s−1 ). Starting from April 2015, in the so-called Run-II (see Figure 1.2), thanks
to the upgrade work done on the LHC dipole magnets ,the p-p collisions have reached
√
s equal
to 13 TeV and high luminosity.
Figure 1.2: LHC schedule. For each run period (represented in light green coloured boxes) the
center of mass energy, the the instantaneous luminosity and the expected integrated luminosity
are listed. Between the runs, described by light pink rectangles, the periods of Long Shut Down
are described.
In the conditions described above, the number of collisions have increased leading to a high
pile-up. The pile-up is divided in two components: in-time pile-up and out-of-time pile-up.
The ﬁrst one indicates those events, where multiple proton interaction, occur in the same bunch-
crossing of the collision of interest. The second one is composed by multiple interactions occurred
in correspondence of the bunch-crossings immediately before or after the bunch crossing of the
collision of interest. The pile-up represents a substantial component of background. Figure 1.3b
shows the event display of two events: on the top an event recorded with 40 mean interactions
and on the bottom with 140 mean interactions.
The number of collisions per bunch crossing µ is calculable taking into account the instant
luminosity Lbunch per bunch crossing, the LHC revolution frequency f and the number of bunches
nb along with the total pp inelastic cross-section σinel:
µ =
Lbunchσinel
nbf
The mean number of collisions < µ > corresponds to the mean of the Poisson distribution of the
number µ calculated for each bunch. In Figure 1.3a is shown the histogram of the integrated
luminosity as a function of µ for the collisions collected in 2012, where the corresponding < µ >
is 20.7.
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(a) Histogram showing the recoded data (luminosity
integrated over time) as a function of µ.
(b) An ATLAS event display showing tracks of par-
ticles produced by < µ >= 40 (above) and < µ >=
140 (below).
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Figure 1.4: Proton-(anti)Proton cross-section for various processes at various energies.
Another crucial aspect that is to be taken into account in high luminosity collisions is the
extremely high cross-section for jet production. The total p-p inelastic cross-section is roughly
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Figure 1.5: A scheme of the ATLAS detectors.
100 mb at the design energies of LHC with a typical 10−12 fraction of discovery signal over QCD
background (Figure 1.4). A fast and eﬃcient triggering system for the selection of interesting
event is therefore essential.
1.2 The ATLAS experiment
The A Toroidal Lhc ApparatuS (ATLAS) is a multi-porpouse detector designed to study a wide
range of phenomena at the Large Hadron Collider.
The detector (Figure 1.5) is a collection of coaxial sub-detectors built around and centered
at the interaction point (IP) of LHC, where the frame of reference of the experiment has its
origin. ATLAS adopts a right handed frame of reference with the x−axis pointing at the center
of the accelerator, the y−axis pointing upwards and the z−axis going along the beam direction.
Another convenient set of coordinate is also deﬁned: polar angle θ which is the angle between the
z-axis and the projection in the yz plane of the particle direction, the azimuthal angle φ which
is the angle between the the x-axis and the projection in the xy plane of the particle direction.
The polar angle is positive for positive z, while the azimuthal angle increases clockwise looking
toward the positive z. A quantity called pseudo-rapidity (η) is often used, it is deﬁned as:
η = − ln
[
tan
(
θ
2
)]
This quantity is the approximate the rapidity (y)1 when the mass of the particle is negligible with
respect to its energy. These quantities transform additively under Lorentz boost and therefore
are of practical use in particle colliders.
1The rapidity is deﬁned as y = 1
2
(
E+pz
E+pz
)
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The detector is designed in order to provide a full coverage in the azimuthal angle φ and a
very wide acceptance in pseudo-rapidity η.
The detector is equipped with two superconducting magnets: the innermost is a cylindrical
solenoid with the axis placed along the z−axis, surrounded by the outermost magnet which
provide a toroidal magnetic ﬁeld divided in two eightfold-symmetric windings for the end-caps
and one for the barrel like is shown in Figure 1.6.
Figure 1.6: ATLAS detector magnets. [2]
The detector is composed by four major sub-detectors which are, from the innermost to the
outermost:
• the Inner Detector (ID);
• the Electromagnetic LAr Calorimeters;
• the Tile and LAr Hadronic Calorimeters;
• the Muon Spectrometer (MS).
1.2.1 Tracking with the Inner Detector
The Inner Detector, shown in Figure 1.5, uses a hybrid system of silicon detectors and gaseous
detectors and allow track reconstruction (transverse momentum pT , η and φ) along with primary
and secondary vertex position measurement.
The ﬁrst set of measurements is provided by four concentric cylinders of silicon pixels for
the barrel and three disks for the end-caps, which are the most precise measurements provided
by the ID. In the barrel region a fourth plane has been added to the three pixel planes of the
original detector in 2014. This fourth plane, indicated with Inner B-Layer (IBL), is placed at
only 3.3 cm from the beam axis and covers the region |η| < 2.5. The IBL has smaller pixel size
with respect to the other planes and greatly enhance the heavy ﬂavour tagging [8]. The pixel
detector has ∼ 80M sensing elements contained in modules that are arranged around the z−axis
in a turbine geometry. They are tilted in order to allow hermetic coverage in φ and compensate
the Lorentz force.
Another set of four points are provided by 8 layers of the Semi Conductor Tracker (SCT)
detector, which are segmented in R − φ and along the z axis. Each individual module is made
of two layers of silicon strips tilted of 40 mrad in order to form a stereostrip and minimize ghost
hits.
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Finally the most external part of the ID consists of the Transition Radiation Tracker (TRT)
which provides an average of 35 measurements per track using the straw tubes that allow the
detection of transition radiation X-rays. In Figure 1.7 the radial extension of the various barrel
sub-detectors are indicated. In order to achieve high tracking coverage, the ID barrel, which
extends 160 mm along the z axis, covers completely the φ angle and a range of pseudorapidiy of
|η| < 1 that extends to |η| < 2.5 with the end-caps.
The detectors sequence in the end-cap is similar to the one in the barrel. In fact the two
forward ends of the detector are composed by three disks of pixel and nine SCT disks each,
perpendicular with respect the beam axis and surrounded by a cylinder made of wheels of TRT
detector. The bending of the tracks is achieved by the presence of a magnetic ﬁeld of 2 T in the
ID region provided by the aforementioned superconducting solenoid.
Figure 1.7: Section of the ATLAS Inner Detector. The radial distances of every detector element
with respect the beam pipe are shown. [9]
The pixel detector sensors minimum size of 50×400 µm2 in R−φ×z. The intrinsic accuracies
of the pixel detector are 10 µm in R−φ, 115 µm in z (in the barrel) and 10µm in R−φ, 115 µm
in R (in the end-caps). The SCT provides 3D coordinates for each track using elements made
by two daisy chaind sensors 6.4 cm long with strips 80 µm wide. One module has strips parallel
to the beam pipe in order to measure the R − φ coordinate, while the other has tilted strips to
measure the z coordinate. The accuracies of this part of detector are 17 µm in R − φ (barrel
and end-cap), 580 µm in z (barrel) and 580 µm in R (end-cap). The ID that has been described
allow also tagging of b-jets and τ leptons via vertexing and impact parameter measurement.
Finally the two halves of the TRT detector, which is devided at η = 0 provide the R −
φ coordinate using 144 cm long straw tubes arranged parallel with respect to the beam axis
(covering the region |η| < 2). The combination of the hits obtanid by the TRT (typically ∼ 36)
and the information provided by the other pieces of the ID, gives a high precision measure of
R− φ, z and momentum.
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1.2.2 The Calorimetry System
The ATLAS calorimeter equips the region located at |η| < 4.9, and consist of an electromagnetic
calorimeter (EM) (in the region (|η|<3.2), a hadronic calorimeter system, composed by Tile
(TileCal) and liquid Argon (LAr) (covering |η|<1.7 the barrel and 1.5<|η|<3.2 the end-caps)
and forward calorimeters (3.1<|η|<4.9). A sketch of the various calorimeter sub-detectors is
shown in Figure 1.8.
Figure 1.8: Schematic view of the calorimeters of the ATLAS experiment.[2]
LAr Electromagnetic Calorimeter
Figure 1.9: Section of the LAr EM calorimeter.[2]
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Built upon the requirement of good electrons and photon identiﬁcation, hermeticity for good
missing Et reconstruction, the LAr EM calorimeter has also to withstand extremely high levels
of ionizing radiation due to the high luminosity of LHC. Good angular and energy resolution
are necessary for the mass measure of resonances such as Z → ee, W− → e−ν¯e and H → γγ.
The energy resolution of the calorimeter for EM showers is aﬀected by a stochastic component
parametrizable with 10%/
√
E(GeV) and a constant term of 0.7%.
The calorimeter uses Liquid Argon as the active medium and lead as the absorber material.
Both the barrel and the end-cap are housed in their own cryostat. The absorber plates along
with the kapton electrodes are arranged in an accordion-like fashion in order to avoid spatial
interruptions in the azimuthal coordinate (see Figure 1.10). It is divided into the central region
and forward region. The central region is segmented in ∆η − ∆φ projective towers and has a
higher granularity than the forward region. A pre-sampler is placed in the region |η| < 1.8 and
allows to correct the energy measurement of electronic and photonic showers due to energy losses
upstream the calorimeter. The table in Table 1.1 summarizes the geometry conﬁguration and
the various granularities of the EM calorimeter along with the pre-sampler.
(a)
(b)
Figure 1.10: A set of contiguous η − φ towers of the LAr EM calorimeter[2] (a).A simulation of
an EM shower occurred into the LAr calorimeter.
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Table 1.1: Table showing the geometry and granularity of the EM calorimeter and pre-sampler.[2]
In order to assure full containment of EM showers, this calorimeter is built with a thickness
of 24 X0 in the end-caps and 22 X0 in the barrel. In order to optimize the energy measurement,
the thickness of the lead plates changes in function of η.
Tile and LAr Hadronic Calorimeters
The design of ATLAS hadronic calorimeters have been driven by the request to have a pseudo-
rapidity coverage up to ±5 and good hermeticity to reach a high quality on the missing trans-
verse energy measurement. Moreover, the departure from linearity on jets must be smaller
than a few percent up to a few TeV and the jet resolution is required to be of the order of
∆E/E = 50%/E(GeV)⊕ 3%. These requirements have been evaluated from analysis carried out
on benchmark physics channels such as compositness searches for the linearity or reconstruction
of the W → jj mass for the energy resolution.
The barrel sector of the ATLAS hadronic calorimeter (TileCal) it is composed of three sec-
tions, a central one (|η| < 1), shwon in Figure 1.11 and two lateral extensions (0.8 < |η| < 1.7).
These sections are composed of scintillating tiles, 3 mm thick arranged perpendicular to the
beam, alternated by iron plates 14 mm thick.
The regions comprised by 1.375 < |η| < 2.5 and 2.5 < |η| < 3.2 are covered by the hadronic
calorimeter end-caps which are divided into two coaxial LAr wheels: the LAr hadronic end-cap
and the LAr forward hadronic calorimeter. Both wheels of the end-caps are made of copper
plates. The granularity in pseudorapidity and azimuthal angles are ∆η ×∆φ = 0.1× 0.1 within
|η| < 3. In Table 1.2 the geometrical characteristics are summarized.
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Table 1.2: Summary table of the geometrical characteristics of the ATLAS TileCal.[2]
Figure 1.11: Collection of the main parameters about the ID.[2]
The TileCal is a non compensating hadronic calorimeter and can provide an energy resolu-
tion of 50%/
√
E(GeV) ⊕ 5% for good jet pT and missing ET measure. For the LAr Hadronic
calorimeter instead, the energy resolution is parametrizable with 1/
√
E(GeV)⊕ 10%. The sum
of the EM section and the hadronic one is roughly 10 interaction lengths (λ).
1.2.3 The Muon Spectrometer
The ATLAS detector can provide precision measurement of muon trajectories and momentum,
thanks to the combination of high precision tracking chambers and the magnetic ﬁeld provided
by the superconducting magnets. This system is able to measure muon momentum up to ∼ 1
TeV. As shown in Table 1.3 diﬀerent type of chambers have diﬀerent functions depending on their
characteristics. For instance, the Monitored Drift Tubes (MDT) and Cathode Strip Chambers
(CSC) have higher spatial resolution and are therefore used for high precision tracking. On the
other hand, Resistive Plate Chambers (RPC) and Thin Gap Chambers (TGC) have fast response
can provide fast information, such as multiplicity and approximate momentum, to the L1 trigger
logic. A whole range of η comprised between −2.7 and 2.7 is covered by multiple type of tracking
chambers divided into a cylindrical barrel (|η| < 1.5) and two end-caps (1.5 < |η| < 2.7) inserted
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in a magnetic ﬁeld provided by the barrel toroid and the end-caps magnet respectively. In the
transition region (1.4 < |η| < 1.6) the magnetic ﬁeld is provided by a combination of the two
magnets in order to have almost everywhere a ﬁeld orthogonal to the muon trajectories.
The tracking chambers are arranged in three coaxial cylinders for the barrel and three con-
centric wheels for the end-caps. In correspondence of the transition region between barrel and
end-cap, a further detecting station is added in order to avoid acceptance loss. The detectors
used in the ATLAS muon spectrometer are made of various technologies optimised for various
functions, granularity requirements and radiation hardness.
Table 1.3: Summary table of various parameters for the detectors used in the ATLAS muon
spectrometer.[2]
Figure 1.12: Lateral section of the ATLAS detectors showing barrel and end-cap of the muon
spectrometer.
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The whole muon tracking system can provide a momentum resolution of ∆pT /pT ∼ 10% at 1
TeV thanks to the appropriate relative positioning of the chambers and the high positioning
accuracy (30 µm). A schematic view of the arrangement of the chambers equipping the MS is
shown in Figure 1.12. The SM provide stand-alone muon tracks reconstruction. The muon tracks
are then extrapolated to the interaction point, taking into account estimated energy loss of the
muon in the calorimeters. Since the ID provides an independent muon identiﬁcation w.r.t. the
MS, the muon identiﬁcation can be performed also combining the information between the two
subdetectors [10].
Chapter 2
The ATLAS Trigger and the Fast
Tracker System
In chapter 2 the general characteristics of the Trigger and Data Acquisitions are described. As
discussed in section 1.2 the ATLAS detector is upgraded in two phases (phase-I and phase-II,
see Figure 1.2) to improve the physics reach in the constantly increasing high pile-up conditions.
One of the most challenging phase-I upgrade is the Fast Tracker system. The motivation for this
upgrade and its characteristics and expected performances are detailed in this chapter.
2.1 The ATLAS Trigger
The high instantaneous luminosity environment and the consequent high pile-up need a fast
responsive trigger system in order to have high selection power for the extraction of rare events
of physics interest, out of the huge background, dominated by QCD processes (Figure 1.4).
Figure 2.1 shows the ATLAS trigger on the left and the Data Acquisition (DAQ) scheme on
the right after the phase-I upgrade for Run-II. The role of the ATLAS Data Acquisition system
(DAQ) is to move events data from on-detector electronics to the storage device. The role of
the ATLAS trigger system is to obtain a reduction factor of ∼ 105 from the bunch crossing
frequency (40 MHz) in order to reach a maximum ∼ 1 kHz rate which is estimated to be the rate
of interesting events, and which is suitable for data storing. In order to achieve high selection
eﬃciency the ATLAS trigger is divided into two levels which progressively reduce the rate of
data from the original 40 MHz:
• Level 1 Trigger(L1);
• High Level Trigger (HLT).
While the L1 trigger uses only custom-built electronics and is clock driven (synchronized with
the bunch crossing frequency), the HLT is fully implemented by commercial CPU and networking
hardware and it is event-driven.
During the initial data taking high and low rate HLT algorithms were separated and executed
by diﬀerent farms (the Level 2 and the Event Filter CPU nodes). The multi-stage structure is
essential in order to minimize dead time allowing to exploit at best the high luminosity capabilities
of LHC. This is achieved by using buﬀer memories for every read out channel of the ATLAS
detector forming a pipeline structure for the data ﬂow. The same design is adopted for the
17
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trigger system, with buﬀers that decouple every trigger level and absorb the various latencies.
The Trigger and Data Acquisition System (TDAQ) thus consists in two pipelined structures that
have to be synchronous in order to have eﬀective selection of good events inside the data pipeline.
Figure 2.1: Scheme of the ATLAS Trigger (left) and of the ATLAS Data Acquisition (right)
structures. The connections between the Trigger and DAQ are also shown. On the right of the
Scheme the approximate data ﬂow of the event and the data acquisition frequencies are also
given.
2.1.1 Level 1 Trigger
The Level 1 trigger (L1) operates at 40 MHz, consequently it uses information from the detectors
whose data can be quickly processed: the calorimeter and the muon system. The Level-1 system
was initially composed of 3 main parts (see Figure 2.1): the Level-1 calorimeter, the Level-1 muon
which pre-process data from the detectors and the Central trigger, programmed to elaborate the
ﬁnal decision.
The Level 1 Calorimeter trigger logic, shown as the ﬁrst step of the L1 Logic described in
Figure 2.1, has to select signatures from high transverse momentum jets, τ hadronic decays, pho-
tons and electrons. L1 trigger decisions are made by the Central Trigger Processor (CTP) logic.
It combines information from RPC and TGC muon chambers with coarse granularity measure-
ments of jets, electromagnetic clusters, large ET , large missing ET , done by the calorimeters.
The system must be synchronized in order to correlate data, coming from diﬀerent detectors to
the correct bunch crossing. This becomes a challenging aspect considering the time of ﬂight of
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Figure 2.2: The ATLAS L1 trigger complete scheme.
muons from the IP to the chambers which are even larger (75 ns) than the design time interval
between bunch-crossings of 25 ns.
The L1 is built as a dedicated hardware, however some ﬂexibility is preserved. The ﬁnal
decision can be programmed using up to 512 items1, each one being a request on a particular
number of energetic objects (transverse momentum above a predeﬁned threshold). For example
the request of N jets above certain pT thresholds can be combined with the request of M muons
of diﬀerent pT . However in the original ATLAS Level 1 trigger it was not possible to exploit
geometrical relationships between diﬀerent objects, neither was possible to calculate the mass
of a multi-object system. It was only possible to count objects and apply thresholds on their
numbers.
An important feature has been recently added to the L1 ATLAS trigger i.e. the implementa-
tion of the fully custom Level-1 Topological Processor that like the CPT logic receives the list of
identiﬁed trigger objects from both the L1-calorimeter and L1-muon systems (see Figure 2.2).
For example it is possible to measure the relative position of the clusters in the calorimeter
with respect to the muons measured by the TGC and RPC muon chamber, or with respect to
other global event measurements, like the missing transverse energy. This system allows to event
topologies based on distances between objects (∆φ, ∆η and ∆R) and fast evaluation of kinematic
quantities like invariant masses and total ET of multi-body systems.
The trigger decision is made by the Central Trigger Processor (CTP) with a latency of 2.5 µs
which includes the length of the cable connecting the detector to the trigger electronics and
data processing. This latency constrain makes use of the buﬀers necessary for storing the data
arriving at the bunch crossing rate. Starting from the bunch crossing, the decision made by the
L1 trigger must return to the front-end electronics within 2.5 µs. The L1 decision will let the
data move from the Read Out Drivers2 (ROD) to the the Read Out System (ROS). This means
that ∼ 1600 data links coming from the RODs are multiplexed into ∼ 150 Read Out Buﬀers
(ROB) that assemble the ROS. Every ROB is equipped with a processor unit that manage the
data transfer from the detector and provide it to the downstream DAQ and the HLT.
1After Phase-I upgrade.
2Detector module for the signal processing and event formatting common to all ATLAS sub-detectors
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Considering that the buﬀer length must exceed the L1 latency in order to prevent data loosing,
a safety factor of 23 and the limits imposed by the front end electronics, a L1 decision is made
every ∼ 10 µs. The resulting data ﬂow can be quantiﬁed considering an average event size of
∼ 2.4 MB and taking into account that the events are pushed at a rate of ∼ 100 kHz to the ﬁrst
stage of the HLT, thus producing a data ﬂow of ∼ 240 GB/s.
In order to minimize the time of decision, the information sent to the HLT is organized in
regions of interest (ROI) by a VME custom device, the ROI Builder. ROI are the geographical
addresses of calorimeter energy clusters and muon candidates. The information transmitted to
the HLT consists of areas of detector and and transverse momentum amplitudes without more
complex information like tracking of particles for which more computing time is needed.
Regions of Interest
As said before the L1 calorimetric decision is based on calorimetric clusters. This trigger in-
formation is carried out independently from the calorimetric read out signals and organized in
Regions of Interest (ROIs). The calorimetric ROIs are basically the sum of the information pro-
vided by calorimetric elements within projective regions, namely trigger towers. The calorimetric
towers of the ATLAS detector are 71268. Each tower corresponds roughly to an angular region
∆η ×∆φ = 0.1× 0.1. The granularity of the towers increases sensibly moving from the central
region to the more forward region.
Figure 2.3: A 4× 4 calorimetric tower [11].
Two separate processors build the ROIs depending on the kind of the ET deposit is left inside
the calorimeter at each bunch crossing. Small localized energy deposits in the EM calorimeter are
associated with electrons, photons or τ particles and analysed by an electron and τ processors.
Broader energy deposits are processed by a Jet and Energy Processor and associated to hadronic
jets. This calorimetric clusters are obtained grouping towers by 4 × 4, 6 × 6 or 8 × 8, in the
EM and hadronic calorimeters for which a certain energy threshold is exceeded. For this tower
clusters it is also necessary that the energy sum of the the central 2×2 cluster has to represent a
3This factor is applied to take into account that the physics at LHC energies is not known.
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local maximum. Figure 2.3 shows a sketch of a 4×4 trigger jet tower element. The ﬁnal jet ROI
has the coordinates of the 2× 2 central cluster. Starting from Run-III these two processors will
work in parallel with a third processor unit called Jet/electron Feature Extractor or j/eFEX (see
Figure 2.1) that will implement more sophisticated jet ﬁnding and EM clustering algorithms.
Level-1 Muon Trigger
Fast muon detectors (TGCs and RPCs) of the Muon Spectrometer are used to select muons at
L1 trigger as was described in subsection 1.2.3. The muon trigger is feeded by the RPC signals
inthe region |η| < 1.05 and from the TGC signals in the region 1.05 < |η| < 2.4. Both TGCs and
RPC single detectors are made by two independent layers, except the innermost TGC that is
made by 3 independent layers. For the TGCs and RPCs there are two types of trigger: high-pT
and low-pT .The low pT triggers from the TGCs require that at least 3 out of 4 of the outer layers
(TGC 2 and 3 in Figure 2.4) have coincident hits. A high-pT trigger occurs when also another
two hits are found in the innermost TGC (1). A low-pT trigger from the RPCs occurs if at least
3 out of the 4 layers that equip the two external chambers (1 and 2) have coincident hits. A
high-pT trigger is seeded by the low-pT with the additional requirement of having hits in one of
the two layer of the innermost RPC (3). The coincidences are valid if the hits involved, lie within
a common trajectory envelope of tracks above a given pT threshold. Figure 2.4 summarizes the
muon trigger architecture showing the detector layouts along with muon trajectory envelopes.
Figure 2.4: Trigger muon chamber layout showing the diﬀerent muon triggers coincidence re-
quirements described in the text [11].
2.1.2 High Level Trigger
The HLT trigger performs part of the oﬀ-line analysis on the data present in the ROS corre-
sponding to the ROIs sent by the ROI Builder. Being executed in a CPU farm, it can implement
ideas developed during the analysis, but given the high rate of input events (up to 100 kHz) it
is necessary to avoid the full event reconstruction and it is fundamental to concentrate in the
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region of interest. The data ﬂow is now the 2− 3% of the total, namely 5 GB/s. This is true for
the high frequency algorithms implemented inside the HLT that reduce the event rate until the
building of the entire event is possible by the HLT CPUs. Each event selected by the L1, in fact
is fragmented into the various buﬀer memories has now to be recomposed by another module,
namely the Event Builder. The complete Event is then analyzed by the Event Filter (EF) which
perform oﬀ-line-like algorithms for event selection. This kind of operation is implemented by a
farm of ∼ 2000 commercial CPUs which runs high rate algorithms, Event Builder and Event
Filter Algorithms as a single network node, the HLT.
Diﬀerently from the connection between RODs and ROS, which is point-to-point, the Data
Acquisition (DAQ) for the HLT is performed via network connections. Once the L1 decision is
made, the data is pushed upstream the DAQ ﬂow (from ROD to ROS) while after the ROS, the
data is pulled by the HLT via the network switch. The data ﬂow at this ﬁnal stage is reduced
to 1 KHz whith a latency of seconds.
2.2 Real Time Tracking (FTK) to Improve The Trigger Ef-
ﬁciency
Tracking devices, and in particular silicon detectors which are becoming the predominant tracking
technology, play an essential role in the identiﬁcation of interesting events. In fact, they provide
very detailed information for charged particles and they can separate most of the diﬀerent particle
trajectories in the overlapping collisions recorded in the same event. They become progressively
more important as the LHC luminosity and pile-up increase. There are numerous examples of the
importance of tracking in the trigger. For example the source of electroweak symmetry breaking
couples in proportion to mass. Thus heavy fermions are likely in the ﬁnal state, in particular b
quarks and τ leptons. High trigger eﬃciency for these processes requires sensitivity to the generic
hadronic decays of the heavy fermions. The challenge comes from the enormous background from
QCD-produced light quark and gluon jets, which can be suppressed using tracking information.
Tracks coming from a secondary vertex or not pointing to the beam line identify b quark jets,
while τ jets can be separated from background using the number of tracks within a narrow signal
cone and the number in a larger isolation region. Electron and muon triggers can also be
improved, particularly at high luminosity, by using track information. Traditionally background
is suppressed by applying an isolation requirement using the calorimeters. At high luminosity the
energy added by the additional collisions results in either decreased lepton eﬃciency or increased
background contamination. The eﬀect can be greatly improved with track-based isolation only
using tracks pointing to the vertex from which the lepton candidate originated.
Tracking use has been continuously improved in the HLT triggers, however, these detectors
contain hundreds of millions of channels, so they make the problem of tracking a formidable chal-
lenge even for large computing farms when the detector occupancy increases as a function of the
LHC luminosity. Complete high-quality tracking for real-time event selection at very high rates
was considered impossible in the LHC experiments at the time they were built. Real-time track-
ing is excluded from L1 selections and even for the HLT it planned for limited detector regions
or on a small subset of events previously selected using other detectors (see subsection 2.1.1).
Rate limits on ROI processing cause also limits to the eﬃciency of interesting events. The Fast
Tracker (FTK) overcomes the problem after the L1 decision by providing real-time tracking us-
ing a massively parallel high performance system. The ATLAS experiment has approved this
technology for a HLT trigger upgrade. FTK goal is the real-time reconstruction of all the tracks
above a minimum energy for all the events selected by the L1 trigger, which correspond to an
event rate of 100 kHz. Given the complexity of the events, as shown in Figure 2.1 the input
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data rate to the system is expected to be 240 GB/s at the maximum LHC luminosity. The
impact of FTK on the ATLAS Phase I data taking is summarized in the next section showing
that the early availability of reconstructed tracks immediately after the L1 increases the signal
eﬃciency maintaining the same background rates. However Phase-I ATLAS condition still misses
the tracking at L1. The tracking at L1 is under study for Phase II to increase the L1 eﬃciencies
in events with very high pile-up conditions (up to few hundreds of pile-up collisions). The lack
of L1 tracking trigger in Phase-I leave the open problem of L1 optimization so that the extra
eﬃciency provided by FTK at HLT is not lost at L1.
In chapter 5 the work done to optimize a L1 and high rate HLT trigger combination for a
diﬃcult trigger case is described: a purely hadronic decay of a heavy object into a couple of light
higgs (MH = 125 GeV), each one producing a couple of b-quarks in the ﬁnal state. This is a
clear example of the importance of the global optimization of Level-1 and HLT algorithms. The
available tools for selecting such events reach of b-quarks and characterized by a clean kinematics
are:
• Clean multi-jet conﬁguration characterized by strong geometrical and mass constraints. It
will be shown that the topology of the events is a strong tool that can be used with very
high eﬃciency and strong rejection power at the ﬁrst high rate selections of HLT, but can
be also anticipated at Level-1 with reduced eﬃciency, improvable when the calorimetric
measurement will be improved.
• Tagging of b-jets, performed with soft muons at L1 (60% of 4-bjet events have at least
one soft muon) and secondary vertex detection at HLT high rate. The availability of
full tracking at the beginning of the HLT provides the possibility to perform high rate
secondary vertex reconstruction with selection capabilities that strongly overlap with the
oine b-tagging selection.
2.3 FTK Hardware Description
FTK system is an ensemble of parallel processors that is capable of providing high resolution
tracks with a latency of ∼ 100 µs handling an event input rate of 100 kHz. The system has a
core processor organized in 8 crates each one taking care of a section of detector corresponding
to ∆φ 45◦ in azimuth. The core is in the middle of with two additional subsystems: The ﬁrst
one is the Data Formatter which is an interface with the detector and performs the input data
formatting; the second one, called FTK to Level-2 Interface Core (FLIC) is the output interface
with the HLT. Each core crate contains 16 Processor Units (PU) composed by an Auxiliary
Processor Unit Board (AUX) and an Associative Memory Board (AMB). In Figure 2.5, the
complete system is described showing the data pipelines. The on-line tracking problem is broken
in a set of sequential steps. There are 5 main parts in the algorithm:
1. The raw ID data are received and clusters are found by the FTK input mezzanines
(FTK_IM);
2. the clusters are then geometrically organized by the DF into overlapping towers and in-
dependently processed, increasing the throughput. Within each tower, using pre-stored
trajectories;
3. candidate tracks called "roads" are found by the AMBoard using 8 of the 12 available
detector layers;
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4. a ﬁrst track ﬁt is performed by the Track Fitter (TF) only using clusters compatible with
the found roads, rejecting fakes. The Data Organizer (DO) is the interface between the
AMB and the TF. All combinations of hits passing the ﬁrst ﬁtting stage are then further
reﬁned by the Second Stage Board (SSB);
5. trying to use data in the layers not included in the previous stages. The protocol for data
transfer is a simple pipeline driven by control words (i.e. idle words and alignment words)
with 8b/10b4 encoding used for serial links. 100 MHz is adopted as standard clock frequency
when data is encoded in 16 bit words producing 2 Gb/s of data on serial transmission.
Figure 2.5: FTK complete pipeline, from the input Read Out Links (ROL) to the output Read
Out System buﬀers (ROS). The red box contains the components of a single Processor Unit.
This type of architecture allows FTK to scale with hit occupancy, simply by reducing the
dimensions of the detector tower processed by a single PU and increasing the number of core
crates.
Each PU process data from with one of 64 subdivisions (towers) of the η− φ space equipped
by the ATLAS silicon tracker: 16 φ regions times 4 η regions in total.
4According to this encoding a 8 bit word is mapped over a 10 bit word. This allows to have a minimum of
sequential 1 or 0 bits in order to have good clock recovery. The 8b/10b encoding oﬀers also good means for error
detection.
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(a) FTK φ sectors.
The arrows show the
single sector cover-
age (b) FTK η sectors.
Figure 2.6: FTK detector subdivisions in η − φ towers.
The regions in φ overlaps as shown in Figure 2.6a in order to minimize ineﬃciency due to
the ﬁnite curvature of low pT tracks. In η regions also overlap, as shown in Figure 2.6b due to
the ﬁnite dimensions of the portion of space along the z in which interactions take place.
The aforementioned sequential steps can be grouped into three main tasks: Data Formatting,
First Stage Fitting and Second Stage Fitting. The following subsection will describe each one of
this three phases.
2.3.1 FTK Data Formatting
In Figure 2.1 is shown that the FTK system is set upstream the HLT inside the trigger logic
stream. In fact, FTK, receives data from the SCT and Pixel RODs after the L1 accept, via
dual-output mezzanine, which also provide an identical copy of the data to the DAQ ROSs. The
data are readout at 40 MHz, serialized (S-Link protocol) and transmitted via ﬁber links by the
dual-output mezzanines.
Figure 2.7: Matrix of data sharing between all η−φ towers. Input recieved data is in the x axis,
while the output is in the y axis. Red boxes indicate the assignments of the towers to one DF
crate.
26 CHAPTER 2. THE ATLAS TRIGGER AND THE FAST TRACKER SYSTEM
The data is sent to the very ﬁrst stage of the FTK hardware, i. e. the Data Formatter (DF).
The DF boards are hosted in 4 ATCA5 crates. Each DF is equipped with FTK Input Mezzanines
(FTK_IM) which receives data from the silicon detectors RODs and calculate hits centroids via
clustering algorithms in order to send less data at higher spatial resolution to the next FTK
stages. The Clustering algorithms are implemented by two FPGAs each reciving data from pixel
and SCT detectors respectively.
The data in the DF has to be organized according the FTK η − φ towers subdivision. This
task is executed by the DF motherboard using two FPGAs per board. The sub-system, composed
by 32 boards, assigns 2 towers at each DF and has to take care of overlaps between the various
zones and therefore of the data sharing between boards and crates. In this respect, the DF
connection to towers are optimized in order to minimize data sharing between diﬀerent shelves.
Fig Figure 2.7 shows the data sharing with a correlation plot where each cell represents a detector
φ sector, subdivided into 4 η subdetector for a total of 64 towers. The x axis shows the input
received data for each sector and the y axis the output links. From the plot is visible that the
data is shared from a number of contiguous towers.
The complexity of the physical connections needed even keeping the connections as local as
possible can be understood looking at Figure 2.8. In this Figure the physical connections of
four crates, each containing eight DF boards with two FPGA each (green dots) are shown. The
connections inside the boards are represented as red lines, the connections between the FPGAs
inside a single crate as blue lines and the connections between diﬀerent crates as yellow lines.
Figure 2.8: Data sharing in 4 DF crates. Connection between FPGAs in-board (red), between
boards (blue) and intra-crate (yellow).
Communication between boards is done via fabric interface on the full-mesh ATCA backplane,
while for the communication between shelves via optical ﬁbers, point-to-point links via Rear
Transition Moduletransceivers mounted on the full-mesh backplane.
2.3.2 FTK First Stage
As the data are well formatted, the ﬁrst stage of on-line pattern matching and track ﬁtting takes
place in the Processing Unit (PU) thanks to the joint work of the Aux Processor Unit (AUX)
and the Associative Memory Board (AMB). These Boards are arrangend inside the 8 core crates
which are VME standard: the AM boards are 9U6 while the AUX are large Rear Transition
boards.
The ﬁrst stage algorithm consists of two sequential steps. In the ﬁrst step, pattern recognition
is carried out by a dedicated device called the Associative Memory (AM), which ﬁnds track
5Acronym of Advanced Telecommunications Computing Architecture which is a modern standard computing
platform.
6Also known as Rack Unit, U is an unit of measure that corresponds to 44.45 mm. This unit is used to measure
the height of equipment for standard racks.
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candidates in coarse resolution roads. When a road has hits on at least all but one silicon layers,
the second step is carried out in which the full-resolution hits within the road are ﬁt to determine
the track helix parameters and a goodness of ﬁt. Tracks that pass a χ2 cut are kept. The ﬁrst
step uses massive parallelism to carry out what is usually the most CPU-intensive aspect of
tracking by processing hundreds of millions of roads nearly simultaneously as the silicon data
pass through FTK. The road width must be optimized. If it is too narrow, the needed size of
the AM and hence the cost is too large. If roads are too wide, the load on the track ﬁtters can
become excessive due to the large number of uncorrelated hits within a road. This increases both
the number of roads the track ﬁtter must process and the number of ﬁts within the road due to
the hit combinatorics, resulting in a increase execution time. Details on the hardware structure
are given in the following.
Full granularity hits from 8 out of the 12 ID layers are sent to the AUX that uses two input
FPGAs to map the full resolution hits to a set of coarser detector bins called Super Strips (SS)
using a dedicated memory (SSMAP). Each layer of detector is mapped to an SSMAP which
contains local SS ID for each layer that are then oﬀ-set by the speciﬁc tower address obtaining
the tower SS. The number of the SSs together with full resolution hits are then sent to the Data
Organizer and the Track Fitter (TF). The DO is a smart data base that can retrieve rapidly hits
contained inside a given set of SS (road). Each DO is capable to operate in READ mode and
WRITE mode simultaneously on diﬀerent events thanks to its duplicated ﬁrmware. In this way
is possible to have a DO in WRITE mode receiving and storing in its database the hits of the
event N-1 while for the event N is in READ mode retriving hits in a speciﬁc road. Consequently
the AMB, which is connected with the AUX board through a P3[12] connector, takes in input
SS addresses of the event N while sending in output matched roads, of the event N-1, to the
DO via the same P3 connector. DO thus provide full resolution hits to the Track Fitter (TF)
module implemented in the Processor FPGA. The TF task is to perform a ﬁrst ﬁt of the tracks
associated with a given matched road. The ﬁt is not helical but it is a linear approximation of
the trajectory which gives values of χ2 similar to the ones obtained from a proper helical ﬁt,
given that the region of detector is suﬃciently small. The ﬁt is done with 8 layers of detector
i.e. 11 measured coordinates (2 coordinates × 3 pixel + 5 SCT layers) and is limited to the
calculation of the χ2 with the following approximated form:
χ2 =
6∑
i=1
(
11∑
i=1
Sijxj + hi
)2
(2.1)
where xj are the hits coordinates and Sij , hi being pre-calculated constants. The ﬁrst sum
is made on 6 constants given that an helical ﬁt (5 parameters) has 6 degrees of freedom. Three
types of ﬁt are executed in the TF: Nominal ﬁt, performed with 1 hit in all the 8 layers; Majority
Fit, performed when one hit in the pixel layer is missing; Majority ﬁt performed when one hit in
the SCT layer is missing. In all cases the tracks are kept if a χ2 cut is passed. In the Nominal
case, if the cut is not passed, the track is re-ﬁtted many times without one hit per layer, in
order to limit the noise hit eﬀect on track ﬁtting. In the two Majority cases, the missing hit is
guessed using a linear function of the other hits and then the ﬁt is performed. The whole system
is capable to execute 9 ﬁts in parallel with a resulting rate of 1-ﬁt/ns using 1000 DSPs7 per
FPGA. At this stage the duplicate tracks have to be removed. This task is performed by the Hit
Warrior, which checks if a tracks shares a given number of hits with another track, found inside
the same road. The criteria on which the Hit Warrior choose the track to be kept is based on a
quality factor that takes into account the number of layers with real hits and the χ2 value. At
7Digital Signal Processor. Specialized microprocessor for math-intensive operations, implementable inside an
FPGA.
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the end of ﬁrst stage ﬁtting, roads containing at least one good track inside are pushed further
in the pipeline.
2.3.3 FTK Second Stage
The second stage of on-line ﬁtting is performed by the Second Stage Board (SSB). Connected to
other SSBs and to the other stages of FTK through its RTM, the SSB takes in input the track
candidates from the AUX, and also the hit list for those layers not used in the ﬁrst stage ﬁt from
the DO. First, the SSB, uses an FPGA to extrapolate the 4 missing hits, using the same linear
approximation used before by the AUX card, in order to to choose correctly the matching SS
to be included in the ﬁnal ﬁt. The new road is then passed to a TF FPGA which performs the
same linear ﬁt of the ﬁrst stage but with 12 layers. The second stage TF calculate also the track
parameters, namely z0, d0, η, φ and pT , using a diﬀerent linear approximation which reduces the
evaluation of the helix parameters to a series of scalar products:
p˜i =
N∑
j=1
Cijxj + qi (2.2)
where p˜i is the approximated parameter, Cij and qi the pre-calculated constants and N the
number of hit coordinates. The ﬁtted tracks are selected according to another χ2 cut analogous
to the one made in the ﬁrst stage. If the cut is not met, a recovery ﬁt is done dropping 1 out of
the 4 new layers at the time.
As in the previous stage, duplicate tracks have to be eliminated. This task is managed again
by the HW which is now implemented inside the SSB and it is modiﬁed in order to manage
12 layer ﬁt tracks. At this stage the HW is also capable of checking track duplicates between
diﬀerent roads. Once again the HW identiﬁes as duplicate those tracks that shares more than a
predetermined (and conﬁgurable) number of hits. Not all SSB's HW eliminates track duplicates:
the system is organized in order to have two diﬀerent types of SSB, i.e. the preliminary SSB
(pSSB) and the ﬁnal SSB (fSSB). Only the fSSB is capable of checking for track duplicates. 8
Processors Units (AUX+AMB) are served by 2 SSBs (one pSSB and one fSSB) and thus taking
care of an azimuth range of 22.5◦ like is shown in Figure 2.9.
The complete track data has to be accessible to the HLT, and for this data coming from core
crates has to be properly formatted and sent to the HLT. This is done by FTK Level-2 Interface
Crate (FLIC). Arranged in separate ATCA shelves, the FLIC boards combine data from two
core crates together and translates this event fragment in the ATLAS ROD format to be sent to
the ROSs. The fragment will be eventually requested by the HLT for building the entire event.
2.4 Performances of FTK
FTK can be used as an important information provider to the HLT having oﬀ-line-like tracking
performance. Studies done in [13] show that FTK is capable to reconstruct single particle tracks
and high pileup tracks matching the oﬀ-line eﬃciencies and fake rates. FTK has been shown to
be an important tool for heavy ﬂavour jet tagging as well as for primary vertex ﬁnding.
Details about the study and the simulations are described in [13].
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Figure 2.9: SSBs inside a core crate, covering 45◦ in φ. In and out data connections are shown.
2.4.1 Single Particle and High Pile-Up
Studies with no pile-up were done in order to evaluate single track performance of FTK relative
to the oﬀ-line tracking. A ﬂat distribution in the helix parameter (η,φ,z0,d0 and 1/2pt) space
was generated and then the relative eﬃciency with respect to the oﬀ-line tracking was calculated.
This value was obtained from the ratio between the number of the FTK tracks found within a
cone of 0.05 (∆R < 0.05) from the oﬀ-line track and the total number of the oﬀ-line track. In
Figure 2.10, eﬃciency plots as a function of the 5 helix parameter are shown for muons and pions
tracks found by FTK with respect to oﬀ-line tracks.
As shown in Figure 2.10 there is no substantial eﬃciency loss for the FTK tracks relative to
the oﬀ-line having an average loss of 5% up to 10% for particular bins. The plots show that there
is no diﬀerences in eﬃciency between the pion and the muon tracks as the nuclear interactions
for the pion aﬀects the FTK measurement in the same way it aﬀects oﬀ-line reconstruction.
Performances of FTK were also evaluated for tracking in high pileup environments. A sample
of tt¯ events was used with two diﬀerent values of pile up: < µ >= 46 and < µ >= 69. The
deﬁnition of the eﬃciency is the same as above. Eﬃciencies as a function of η, of the number of
reconstructed primary vertices and pT are shown in Figure 2.11.
The pileup has a clear impact on the eﬃciency causing a further 10% loss, at low pT . Slight
lower eﬃciency is measured for the sample with higher pile-up as expected. This is evident in
the eﬃciency as a function of pT and of the number of reconstructed vertices as the sample with
< µ >= 69 has lower average eﬃciency in both plots. These eﬃciencies has been studied along
with the fake rates8 that have found to be less than 5% for pT < 4 GeV rising up to ∼ 10% for
higher transverse momenta[13].
8Since the MC simulations used allow to keep track of all the particles simulated, the fake rate is calculated
as the fraction of FTK tracks with less than 50% of hits in common with the single particle track.
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Figure 2.10: Eﬃciencies for of µ and charged pi single track reconstruction, calculated with
respect to the oﬀ-line as a function of the 5 track parameters.
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Figure 2.11: FTK eﬃciency with respect to the oﬀ-line tracking as function of η, pT and number
of reconstructed vertices.
2.4.2 Multi-Track Objects
b-Jets
Given the enormous QCD production of light quarks and gluons, it is important to make ATLAS
trigger able to eﬃciently select b-jets while providing a large rejection factor against other jets.
Oﬀ-line b-taggers fully exploit the very high quality information obtained from full reconstruction.
Time constraints in the HLT Trigger make both the tracking and tagging diﬃcult, and one must
compromise to perform both for all regions of interest within the current HLT available decision
time. Since FTK tracks have near-oﬀ-line eﬃciency, helix parameter resolution, and fake rates,
the immediate availability of high quality FTK tracks following a L1 Trigger would allow the
entire available latency to be used for more sophisticated tagging algorithms. This could allow
the high rate HLT Trigger to have an operating point close to that of the oﬀ-line b-tagging
algorithm, increasing the light jet rejection factor at HLT without reducing the eﬃciency for
b-jets.
FTK can make ATLAS more sensitive to moderate momentum b-jets, allowing to lower L1
single jet pt threshold and opening new possibilities for HLT trigger algorithms. In Figure 2.12
is shown the eﬃciency and the fake rate for light ﬂavour jets. A high reconstruction eﬃciency
provides an useful mean to separate light ﬂavour from heavy ﬂavour jets.
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(a) FTK light ﬂavour jet track eﬃciency with respect
to the oﬀ-line tracking as a function of pT .
(b) FTK fake rate with respect to the oﬀ-line track-
ing as a function of pT .
Figure 2.12
The impact parameter d0 is the track distance from the primary vertex in the transverse plane.
The plots from Figure 2.13a (pileup 46) and Figure 2.13b (pileup 69) show the distribution of
d0, deﬁned positive if the displacement is in the jet direction, for heavy ﬂavour jets (red line and
dots) and light ﬂavour jets (black line and dots). The FTK distributions (dots) are compared
and appear similar to the oﬀ-line ones (lines). While the light quark distributions are quite
symmetric with respect to the origin, the heavy ﬂavour plots show a high tail in the positive
side. This is a clear reﬂection of the relatively long lifetime of particles within the b-jets.
(a) Distribution of d0 for light (black) and heavy
(red) ﬂavour jets obtaind with FTK track (dots) and
oine tracks (lines) at < µ >= 46.
(b) Distribution of d0 for light (black) and heavy
(red) ﬂavour jets obtaind with FTK track (dots) and
oine tracks (lines) at < µ >= 69.
Figure 2.13
The diﬀerence in the sign of the displacement gives a useful mean to discriminate heavy
ﬂavour jets from background. With FTK the d0 measurement is available for all tracks in the
event at the very beginning of the HLT processing.
FTK tracks can also be used to calculate the jet pT , an important tool especially to eﬃciently
select soft jets produced in the hard scattering interaction. In fact using tracks instead of
calorimeter cells to ﬁnd soft jets has the big advantage that only tracks pointing to the primary
vertex of the hard scattering can be used. The calorimeter measurement instead suﬀers the
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problem that at high luminosity a non negligible amount of energy is added to the cells by the
additional collisions and the hard scattering contribution cannot be separated from the pileup
contribution. Figure 2.14 on the left shows the bias due to a calorimetric L1 selection on the jets
ET distribution: the yellow histogram is the ET distribution of oﬀ-line b-tagged jets. The dots
are the pT distribution of oﬀ-line b-tagged jets in which a pT threshold of 20 GeV is matched
(left) and matching an FTK track-jet. The ratio of the dotted and yellow distributions shows
that the 20 GeV calorimetric trigger is fully eﬃcient only above 60 GeV. In the plot on the right
the pT of jets is calculated using the FTK tracks. They are required to consist of at least 2 tracks
and to have a pT above 5 GeV. The calorimetric ineﬃciency below 60 GeV is totally recovered.
This plot shows that high rate tracking would be very important also for the L1 trigger.
Figure 2.14: ET distribution of oine b-tagged jets from simulated sample of tt¯ events. In yellow,
the oine jets, are reconstructed with anti-kt (R = 0.4) algorithm and have η < 2, 5 and they
are tagged with oine b-tagging algorithm. The black points show the sub-set of oine jets
matching a 20 GeV L1 jet (left) or an FTK track-jet (right). FTK track jets are reconstructed
from FTK tracks using the anti-kt (R = 0.4) algorithm and are required to consist of at least
two tracks and have a transverse momentum greater than 5 GeV. The bottom panels show the
ratio between the matched jets and the full unbiased distribution.
Trough the use of FTK track jets, ATLAS will be capable of recover b-tag eﬃciency for
pT < 60 GeV and thus reduce the bias induced by jet L1 calorimetric threshold.
Ultimately a quantitative study on how the availability of FTK online tracks aﬀects the b-
tagging eﬃciency was made. Figure 2.15 shows the eﬃciency of the oine b-tagging algorithm
versus the FTK selection eﬃciency for three working points corresponding of light ﬂavoured jet
rejection factors 2, 5 and 18.
These plots indicate that FTK selects 90% of oﬀ-line b-tagged jets when the oﬀ-line b-tag
algorithm is 60% eﬃcient. This 54% of correctly selected b-jets would be selected with a rejection
of light ﬂavoured jets of factor 5. This means that the availability of FTK tracks would reduce
signiﬁcantly the rate at the HLT allowing to increase the L1 rate with lower pT thresholds.
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Figure 2.15: Oine b-tagging eﬃciency of the oﬀ-line b-tagging algorithm versus the FTK se-
lection eﬃciency. The study is done with pileup 69 for the barrel (right) and for the end-caps
(left)
Primary Vertex Finding
Primary vertex ﬁnding is a necessary input to correctly process the hard scattering position.
FTK can provide full detector tracking and therefore fast primary vertex identiﬁcation making
a computational eﬀort that would be too CPU intensive for the HLT. FTK track can thus seed
the online vertex ﬁnding algorithms and provide useful information about track clusters found in
z. It can provide also the highest
∑
pT vertex which is usually identiﬁed as the hard scattering
vertex. The studies shown here make use of the online primary vertex ﬁnding algorithm described
in [13] tuned to select of hard scattering vertices. In Figure 2.16 is shown the linear correlation
of FTK vertices versus the number oﬀ-line reconstructed vertices (blue) and versus the number
of real number of interactions (red).
Figure 2.16: Primary vertices reconstructed with FTK vs the number of vertices reconstructed
oine (blue) and Vertices of pileup reconstructed with FTK vs real number of pileup vertices in
tt¯ sample (red).
The FTK vertex resolution σz is an important parameter that determines the accuracy of the
vertex measurement. The more tracks belong to the vertex and the more energetic they are, the
more precise is the vertex measurement. In Figure 2.17 is shown the resolution in longitudinal
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impact parameter σz vs the number of tracks per vertex (left) and vs the pT sum of tracks
associated with the vertex (right). Two MC tt¯ samples were used with diﬀerent pileup, 46 and
69. No pileup dependence is visible.
Figure 2.17: Uncertainty along the z axis of FTK reconstructed vertices in function of number
of reconstructed tracks (left) and in function of the pt sum of tracks associated to each primary
vertex.
For the evaluation of the eﬃciency of the FTK vertex founding power, the aforementioned
online vertex ﬁnding algorithm was used. This algorithm was usually used for small portions of
the event tracks in the HLT as it would be eccesively CPU intensive to run it on the entire track
list. With FTK, the HLT has all the track in the events with no additional computational eﬀort.
The algorithm clusterizes tracks in a z window starting from the highest pT track and weighting
the tracks found within the window according to their pT . The clusters undergo χ
2 cuts on the
tracks along with other quality cuts, described in [13] in order to identify the primary vertices.
The eﬃciency of identiﬁcation of hard scattering vertex using FTK tracks with respect to MC
true hard scattering vertex is shown in Figure 2.18. The eﬃciency is nearly 1 for low values of
pile-up while decreases to 0.9 for high values of the same quantity (µ > 70).
Figure 2.18: FTK primary vertex identiﬁcation eﬃciency with respect to the MC true vertex
using a a ttbar sample.
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Chapter 3
The Associative Memory and the
AM Board
3.1 Associative Memory Chip
The Associative Memory chip (shown in Figure 3.1) is a custom integrated circuit that is com-
posed of an ensemble of single location Content Addressable Location Memories (CAM). Being
a pattern matching device, the AM chip has similarities with CAM memories but it is more ﬂex-
ible. The CAM follows the opposite operation principle of the RAM: while the RAM returns the
content of the memory cell when that speciﬁc address is requested, the standard CAM memory
return the list of the memory location addresses whose content matched the input data. The AM
chip is capable of returning the list of the addresses of the locations that contains a coincidence
of elements of the input data, that can be a combination of the original query. In this respect
the AM chip can be used to solve combinatorial problems.
Figure 3.1: Associative Memory chip.
In the context of the FTK, the combinatorial problem is represented by the need to recognize
and identify tracks in the ID with minimum latency. The information of the spatial coordinates
of the particle interaction with tracking detector layer (hit in the AM jargon, Super Strip or SS
in the FTK jargon) is encoded in a 16-bit word and fed to the chip input. In this way is possible
to identify ∼ 65000 positions for every layer of detector with suitable granularity. The ensemble
of hits on every layer that represents the passage of a single particle through the tracker layers
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is called a pattern. The chip is able to compare the arriving word with the stored data that is
called pattern bank (the patterns stored in the memory), so eight independent words 16-bits wide
are compared with every memory 18 bits (the reason of this number of bits is clariﬁed below)
location for that particular detector layer like is shown in Figure 3.2.
Figure 3.2: Scheme of the AM chip logic. The correspondence between the physical pattern on
the ID and the AM chip memory cells content is indicated.
Since every word is independent from the other, matches can occur independently so the
location that matched has to remember the result. A ﬂip-ﬂop is therefore set until the end of
the event processing. The majority logic module decides the match of the pattern if a certain
user-deﬁned number of ﬂip-ﬂops is set. When a match has occurred the priority encoder (ﬁscher
tree) reads the pattern that matched (road) ordered by the address and send it to the output
bus producing a serial stream of data. This means that a particular pattern of the particle hits
left onto the tracker layers has been recognized by the AM chip. The chip can be set in order to
copy the match result in a second row of ﬂip-ﬂops at the arrive of the INIT signal. In this way
the chip is able to process two events in parallel.
A peculiar feature of the AM chip is the possibility to have the so-called ternary logic through
the use of the don't care bits (DC) inside the 18 bit CAM cells. The least signiﬁcant bits of the
memory words can use 2 CAM cells in order to store "1" or "0" or "X", where "X" will match
the input data regardless of the value for the speciﬁc bit. Since each ternary cell uses two CAM
cells, the size of the input words matched against the memory reduces if more ternary cells are
used. The compared word size is 18 bits minus the number of ternary cells, with a maximum at
16 bits that is the input data size. This feature allows to have patterns with variable resolution.
The resolution at which the match is performed for each pattern and each layer can be increased
by a factor of 2 for every d on't care bit set. This can be used in order to tune the pattern width
in diﬀerent parts of the tracker according to the occupancy of that particular ID region. It is
also a way to store patterns in a compressed way, since multiple ﬁxed resolution patterns can
be merged in a variable resolution pattern. This kind of approach reduces the total memory size
needed for a given eﬃciency and fake level.
The AM chip architecture is a mixture of custom blocks an standard cells. The latter is
adopted for the control logic and everything that do not concern the memory location. The
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full custom CAM cell, is realized with an XOR+RAM architecture, obtained coupling a SRAM
memory location with a XOR comparator for each bit line. of the input bus. Figure 3.3a shows
the single custom cell scheme. As shown the bit line is duplicated in order to have complementary
signal in input, typical in CMOS circuits.
(a) Schematic diagram of a single bit cus-
tom cell of the AM chip.
(b) The custom cell realized with CMOS
technology.
The adpted technology for the chip is TSMC CMOS 65 nm which allows to ﬁt 128k patterns
in 165 mm2. In Figure 3.3b the custom cell layout on the AM chip silicon die. Figure 3.4 shows
the ensamble of input and output signals of AM chip (version 06).
Figure 3.4: Input and output signals of the AMchip 06.
The chip has 8 input serial buses that are parallelized inside the chip to a 16 bit per bus at
the frequency of 100 MHz.The chip has also two other serial inputs for the pattern arriving from
other chips linked in chain. Also these buses are parallelized to 32-bit buses clocked up to 60
MHz. There are also a single ended JTAG interface signal, a clock input, a debug signal (Dtest)
and the input for the INIT signal. For the output data, the chip has one 32 bit bus functioning
up to 60 MHz that at the end is serialized.
The data in input and output is serialized/deserialized by a SerDes module bought from
Silicon creation which is capable of 2.4 Gb/s with 8b/10b encoding.
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3.2 The Associative Memory Board
The Associative Memory Board Serial Link Processor (AMB) is the 9U-VME (366 mm × 400
mm) motherboard of the Associative Memory (AM) system. This system accomplishes the
fundamental task of pattern recognition trough the AM chip ASIC. The board, made of 12
copper layers, hosts 4 Little AM Boards (LAMB) mezzanines that hold 16 AM chips each (64
AM chips in total) and distribute to the mezzanines data and power.
The AM system has the challenging task to distribuite the hits arriving from the earlier stages
of the FTK system to all the 64 AM chips, therefore has to deal with a huge fan-out problem. The
large amount of data traﬃc inside the board is managed by four FPGAs that carries out diﬀerent
tasks named HIT, ROAD, (both Xilinx Artix7) VME and CONTROL (both Xilinx Spartan6).
The resulting system is capable of performing ∼ 100 Pbit-comparison/s. Every point-to-point
data connection inside the AMB is asyncronous and uses clock recovery thanks to the 8b/10b
encoding.
Figure 3.5: AMB front side. The LAMB mezzanines are mounted, with AM chips 05 mounted on
their back side. The HIT FPGA is in the center of the board while ROAD is in the bottom right.
The two partially covered black FPGAs on the center left are, starting from top, CONTROL
and VME.
A high density P3 connects the AUX board with the AMB which recieves the 12 input serial
links1 bring the hits coming from the diﬀerent ID layers at 100 MHz which leads to 1.6 Gb/s
(2 Gb/s with 8b/10b encoding) of input bandwidth per link. The hits information is sent via
these links to the HIT FPGA which handles the input to the AM chip merging the 12 link into 8
and implementing the logic that will be described later. These links are then sent to a series of
fan-out stages: ﬁrst they are duplicated in order to serve the top and the bottom of the board,
1The ﬁrst 4 ATLAS Inner Detector layers are connected to two serial links each since more detector occupancy
is expected.
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then duplicated again to reach the two top LAMBs and the two bottom LAMBs. Figure 3.6
shows the ﬁrst fan-out tree stages, from the P3 connector (white rectangle in the bottom right)
through the HIT FPGA (white solid square in the center) via the fan-out modules. The various
asynchronous links connect the detectors layer output to the AM chips and allow to decouple
the processing logic on every data stream coming from the single detector layer from the other
ones.
Figure 3.6: AMBslp V3 data path. Solid lines indicate the input path, dashed lines the output
path.
The links reach the LAMBs through a high pin-count connector and after encounter further
fan-out stages. This arrangement allow the system to feed every AM chip with a 32 bit word in
one clock cycle.
The output of the AM chips is collected trough a data merge tree exploiting the AM chip
capability of merging its output with the output words of other two chips. Each tree output is
then sent to the board trough the connector in 16 diﬀerent serial links (one for every quartet)
which are capable of a maximum output bandwidth of 3.2 Gb/s. The 16 links are given in input
to the ROAD FPGA that handles the output roads with a logic that will be described later. All
the data traﬃc is handled in input and in output, inside the two FPGAs (HIT and ROAD) by
16+16 GTPs (gigabit Transceivers) capable of a 6.6 Gb/s transmission bandwidth each.
The two other Xilinx Spartan-6 FPGA, called CONTROL and VME are mounted on the
AMBslp PCB to implement control logic functions (CONTROL) and conﬁguration functions via
VME (VME).
The AM Board is powered by a custom VME backplane made by Wiener which provides two
external voltages: 48 V and 5 V.
Whlile the 5 V supply is used only to power the VME transceivers and level shifters the 48 V
is transformed to 12 V (via a switching DC-DC converters) and again to other voltages in order
to supply varous board elements:
42 CHAPTER 3. THE ASSOCIATIVE MEMORY AND THE AM BOARD
Voltage Board Element
2.5 V FPGA I/O, AM chip I/O, Fan-Out chips
1.145 V AM chip Core
1 V Artix7 FPGA Core
1.2 V Spartan6 FPGA Core, FPGA GTP, AM chip SerDes
1.8 V FPGA Auxiliary voltage
Table 3.1: Voltages domains of the AM board.
The use of the custom 48 V supply is motivated by the current consuption of every slot which
will host the AMBs, given the limit of power dissipation of ∼ 400 W per board.
3.2.1 Little AM Board
Each AMBslp holds 64 AM chips that are mounted in 4 separate mezzanines (Little Associative
Memory Boards or LAMBs). This system is characterized by good modularity, and it has to
tackle the challenge of distributing 11 serial links per chip on every LAMB. This is accomplished
in a 12 layer PCB on which ground and power layers are alternate with signal layers. The signal
routing is therefore isolated into the internal layers.
Figure 3.7: The LAMB PCB (top). LAMB input (a) and output (b) schemes. The AM chips
are represented by the green squares. The fan-out modules are represented by gray and black
squares.
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The conﬁguration of the AM chips is done via small FPGAs (Xilin Spartan-6) called BOUSCA.
A custom protocol is implemented in order to conﬁgure the AM chips: the VME back-end is
linked with VME FPGA on the AMB both with a 32 bit bus for data and a 25 bit bus for
addresses. The VME FPGA is then linked with every BOUSCA in each LAMB through a 3
bit bus on which JTAG operations are transmitted plus another 8 bit bus for selecting the chip
JTAG chain. So the VHDL code implemented in the Bousca FPGA is designed for standard
JTAG communication with the AM chips. The network built on the LAMB is a powerful fan-out
tree. It is capable to send, each clock cycle, eight words (16 bit each) coming from the ID to ∼ 2
million pattern inside the AM chips. The data arriving from the central connector reaches two
1:4 fan-out stages that brings the input data to all the AM chips. The AM chips are grouped in
a set of four units like is shown in Figure 3.7 (a) in an optimal routing layout to minimize the
crossing between serial links.
The chips recieve the data on 10 links at 1.6 Gb/s and a local low jitter clock mounted on
the LAMB.
For the output the chips are organized in quarted like is shown in Figure 3.7 (b) exploiting
the capacity of each AM chip to recieve and merge the output data (ﬁred patterns words) of
other chips with the data of the chip itself. The output is then transferred via a direct link
through the connector to the AMB board.
3.3 The Event Processing Logic
The event processing logic is controlled by two main Finite State Machines implemented one
inside the HIT and the other inside ROAD FPGAs. The logic allows to process the events in two
steps: the ﬁrst operation is to load the data coming in input from the tracker (hits) and send
them to the whole set of AM chips in parallel, in order to compare them to the whole pattern
bank. The second step consists in reading and processing the matched patterns provided by the
AM chips as output. Since the AM chip is capable of storing inside the readout the result of a
matching (in a second row of ﬂip-ﬂops) while loading another event in the pattern bank, these
two steps can be executed in parallel for the event N-1 and the event N like it is described in
Figure 3.8.
Figure 3.8: Event logic diagram describing the hits ﬂux between Hit out FIFOs and AMchip in
the event N in parallel with the roads ﬂux between AM chip and ROAD in FIFOs in the event
N-1 data
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As mentioned above, the hits of the same event produced by the tracker arrive at diﬀerent
times and are transmitted on 12 diﬀerent serial links with 8b/10 encoding. The data is paral-
lelized by the GTP Transceiver module in a 32 bit bus at the proper clock frequency reconstructed
from the input serial link (50 MHz), that corresponds to a bandwidth of 1.6 Gb/s.
This type of data ﬂow requires a synchronization logic in order to be processed. In this respect
the system implements a simple pipeline transfer, driven by control words, namely idle words
that are sent when no data is present at the input and alignment words. Table 3.2 summarizes
this simple protocol.
Table 3.2: Communication protocol of the input data of HIT. The hits data is a 32 bit word
made by two consecutive 16 bit words (XXXX and YYYY) codifying the spatial information of
one ID hit each.
As shown in Table 3.2 the protocol implies the use of the End Event word (EE) that is asserted
by every FIFO when all these devices have received an EE in the input. This kind of word serves
as a separator between diﬀerent events, to restore event synchronism between transmission links.
In fact every FIFO will pop the data until the EE word arrives in input, and no data will be
read until EE word has arrived on every link. At the same time the event number contained on
every EE is checked in order to assure that it coincides between diﬀerent links. All the words
that are not idle words are stored into a FIFO buﬀer that is popped whatever processor sits the
destination device. The only kind of back-pressure protocol implemented is a HOLD signal sent
upstream, generated as a consequence of the FIFO "almost full" ﬂag. The event will therefore
be considered ended when the FIFOs have ﬁnished to process that particular event, sent the EE
word on every link containing the proper event number.
In order to propagate the information of the ending of the event processing to the AM chips,
HIT inserts a special word into the data stream. This word is the INIT_EV opcode and once it
is received, the AM chips copies the result of the pattern matching (see Figure 3.8) in order to
send the result of pattern matching to ROAD.
Whenever the process of pattern matching is ﬁnished, the output roads are sent to the ROAD
FPGA via 16 serial links. With a similar protocol to the one described above, the data is sent to
FIFOs on every link with the a particular idle word and the EE word as summarized in Table 3.3
Table 3.3: Communication protocol between AM chips and ROAD. XX bits stand for the bitmap
while the remaining bits identify the road Id.
At this point ROAD reads out the roads in output of the AM chips until the logic reads a
ﬁxed number of IDLE word coming in input. When the number of consecutive idle words is
counted, the EE is asserted in that particular link. This means that non of the ﬁred roads are
left in the AM chip. The whole process is synchronized by a control logic implemented inside the
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CONTROL FPGA, where two FSMs control the input stream of hits to the AM chips and the
output of the roads respectively. The two FSMs task is to assure that when the hits of the event
N are completely transferred to the AM chip and all the roads that have ﬁred in the event N-1
are readout. In this respect CONTROL has to manage the "synchronization" of th events: once
the EE word is checked to be present on every link, the HIT FPGA propagate the EE declaration
of event N to CONTROL. The latter has to check if ROAD has ﬁnished the processing of the
event N-1 and only at that point the INIT event signal can be sent to the AM chip. This type
of design takes into account that the AM board has to process two diﬀerent events at the same
time, hence it has to be ready to manage two diﬀerent processing times for HIT and ROAD
inside the same pipeline.
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Chapter 4
Test and Development
4.1 Digital Logic Development
The development of the digital logic for the data processing consisted in the implementation of
logic modules inside ROAD FPGA that take care of the 16 output serial links coming from the
four LAMBs and connects the AM board to the AUX card. The modules are 16 identical and
independent, numbered accordingly with the AM chip quartet which the output link is associated
to, and they are implemented inside the VHDL code top-level of ROAD. The task of the module
is to process the roads data coming from the AM chips, add special words for monitoring purpose
and assert the ending of the events. Figure 4.1 shows a schematic representation of the task that
ROAD has to fulﬁll on every output link and that has been described above.
Figure 4.1: Schematic description of ROAD's Lamb Control task. ROAD receives roads data
interspersed with idle words. Lamb Control has to assert the ending of the event and format
properly the data.
The module is driven by a Mealy Finite State Machine (FSM) shown in Figure 4.2. Every
machine has 13 states, and they start from an idle state namely state_0 in which the machines
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wait the signal Send_Road coming from CONTROL. The signal is active when HIT ﬁnishes
to process hits of the event N on every link and ROAD had ﬁnished to process event N-1.
Consequently an INIT EV signal is delivered to the AM chips. The AM chips copy the result
of the match in the second row of FFs. The machine then moves to state_1 in which ROAD
process data coming from the AM chip until the simultaneous condition of having the input FIFO
empty and no more roads to process is met. This latter condition of "no more roads" is asserted
when a programmable number of idle words1 is arrived. As soon as the previous conditions
are met the machine moves to an intermediate state that connects two exclusive branches of
the machines. Thanks to the features implemented in the logic, it is also possible to insert a
data trailer containing monitoring word before the EE. In fact, using a read and write register
accessible via VME, it is possible to activate the signal PacketData2 to let the machine bypass
states from state_2 to state_6 or continue through all the states available. For the ﬁrst case,
since ROAD had ﬁnished to process all the road coming form the AM chip on a particular link,
it is possible to assert the ending of the event and insert the end event word (EE) which contains
the event tag. The format of the special words inserted into the data ﬂow are presented in
Table 4.1.
Monitoring Word Word Meaning Word Content
0xfe80e0da Start of Monitoring Data Packet Constant
0x0NTTTTTT Number of HIT Link Clock Cycles Link number (N), clock cycles (T)
0x1NTTTTTT Number of ROAD Link Clock Cycles Link Number (N), Clock Cycles (T)
0xfe80e0db End of Monitoring Data Packet Constant
0xf78XXXXX End Event Word Event Number (X)
Table 4.1: Monitoring trailer and end event word formats, inserted by the Lamb Control Module
into the main data stream.
In this particular case, the VHDL logic is capable to insert two or one monitoring word per
link, containing the processing time of HIT and ROAD measured with another VHDL module
that will be described in the next section.
The machine uses states state_2, state_3 and state_5 to insert into the data ﬂow special
words asserting the start of the monitoring data trailer, the word containing the HIT time and
the ROAD time respectively. The FSM stands in state_2_3 in order to make sure that ROAD
had indeed ﬁnished to process all the roads on the link. This information is carried by the signal
Stop_Road_Counter and it corresponds to the detection of the start monitoring packet word,
downstream the output FIFO. In a similar way, the machine, uses the state_4 to wait the HIT
end event signal that asserts the detection of the end event word downstream the output FIFO
of HIT in a particular link connecting the FPGA to the AM chips.
1The number of idle words to count in order to assert the "no more roads" condition is programmable via a
read/write register accessible via VME
2The register is 16 bit wide allowing to set the signal high or low independently for every link
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Figure 4.2: LAMB Control Module Final State Machine diagram.
Since there are 16 LAMB Control modules (one for every output link) and 8 links con-
necting HIT to the LAMBS, it is possible to bypass the hit time word insertion activating the
No_Hit_Time signal inside the VHDL code for links 8 to 15. The event stream is closed by
the insertion of the end monitoring packet word in the state_6, and consequently the inser-
tion of the EE word with the event tag in state_7. Finally, in order to guarantee that all
the data went completely trough the logic, the machine goes to state_8 waiting the rising of
Empty_Monitoring_FIFO signal. After this latter transition ROAD warns CONTROL that the
event is indeed ﬁnished and therefore ROAD has only to check if the signal Send_Road is reset
by CONTROL waiting in state_9. This means that CONTROL received the information about
the ending of the event. When the latter condition is met, the FSM moves from state_9 to the
initial state, namely state_0.
The logic scheme of the LAMB Control module is shown in Figure 4.3 where the main logic
modules are described. The data coming from the GTPs as 32 bit words at 50 MHz (GTP colck)
is written into an input FIFO that is read at 100 MHz (system FPGA clock). The 32 bit output
bus is connected to the input of the output FIFO through two multiplexers. The ﬁrst one is
used to switch between the input FIFO and another FIFO used for test purposes, fed via VME.
The second multiplexer switches between the out bus of the ﬁrst multiplexer and the output bus
of the monitoring FIFO, used for the insertion of monitoring data words and EE words. The
multiplexer is implemented as a case statement and it is driven by the state of the FSM as shown
in Figure 4.3. The programmable full (Prog_Full) signal is set when a programmable fraction
of the FIFO memory has been ﬁlled and is used to prevent data loosing. The signal Prog_Full is
negated and sent upstream to the other FIFOs's read enable port. The Prog_Full signal is put in
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coincidence (logical AND) with a ﬂag that is high when the FSM state is diﬀerent from state_1,
that is when roads are processed by the logic. In the next section details of the monitoring time
measurements implementation are described along with plots reporting time measurements done
with the operating AM board.
Figure 4.3: LAMB Control Module Final State Machine diagram. The scheme is divided in two
diﬀerent areas which are under two diﬀerent clock domains: 50 MHz inside the the dashed square
and 100 MHz, outside.
Another useful monitoring feature implemented inside Lamb Control Logic is the instantiation
of a Spy Buﬀer memory, that consists in a circular buﬀer where data on the input bus of
the output FIFO is continuously written and accessible via VME through dedicated software
functions. This feature is useful in case of error and a freeze signal stops the data ﬂow of the
system, in order to check the links content.
4.2 Time Monitoring
The implementation of the new FSM for the ROAD FPGA is supplemented with the development
of a monitoring dedicated module that measures the number of clock cycles between a start and
a stop signals i.e. the Time Monitoring Module (TMM). The module consists of a counter driven
by a FSM and it is implemented inside the ROAD VHDL code top level. There are 16 modules,
each one taking care of one link between the AM chips and ROAD. Another 8 modules are used
for the eight links between HIT and the AM chips. While for the start and stop signals of the
ROAD links, the connection are made inside the same FPGA, for the HIT links, 8 wires are used
to send the signals form HIT to ROAD. The TMM FSM diagram is shown in Figure 4.4
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Figure 4.4: Time Monitoring Module Finite State Machine diagram.
The machine starts from the reset_TMM state in which the counter time value is reset. The
FSM moves to the wait_start state in which the machine waits the start signal coming from HIT
or ROAD to be deactivated. As soon as this latter requirement is met, the machine moves to
wait_TMM state where the machine waits the start signal to be set high. After that, the FSM
moves to wait_stop state and advances to the next state, namely count_TMM, only if the stop
signal is deactivated. This latter state transition prevents the start of the measurement when
both the start and the stop signals are high. In the state count_TMM the counter measures the
number of clock cycles. Since the logic is implemented inside the 100 MHz of clock domain, the
measure have a granularity of 10 ns. Finally the machine copies the results of the measurements
in the output data bus, when the logical OR between the stop signal and the achievement of an
overﬂow threshold is true.
The output data bus of the module has been chosen to be 32 bit wide, but the overﬂow
threshold is set, hard-coded, at hexadecimal value of 0xfffff clock cycles, that corresponds to
a time of ∼ 1.048 · 10−2 s that is signiﬁcantly greater than the typical time values involved in
the AM board data processing.
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Figure 4.5: Portion of the HIT and ROAD link logic where the times are measured by TMM.
Details about the generation of the signals are in the text.
In Figure 4.5 are shown where the start and stop signals are generated, for two types of link
control logic: one for the Lamb Control module implemented inside ROAD and one for the Serial
SCT Bus Logic or Serial Pixel Bus Logic module3. The latter are 8 modules that are implemented
inside HIT and manage the data links coming in input to the AM board. These modules are
named after the technology of the ID layer from which the data is coming (4 SCT and 4 Pixel).
The modules controlling the data links (both SCT and Pixel) have a similar structure to the one
of Lamb Control, like is shown in Figure 4.5, with a slightly diﬀerent processing logic. Time
measurement associated with HIT and ROAD are made diﬀerently.
Both the counters start at the activation of the send_road signal done by CONTROL. In
the case of HIT the time counter stops at the detection of the end event word at the output
FIFO input. Conversely the road time, as it starts from the arrive of the same send_road signal,
includes a small portion of the HIT link logic. In fact, the send_road signal causes the insertion
of a special EE word that contains an INIT_EV opcode4 to be sent to the AM chips. The
INIT_EV opcode is used to communicate to the AM chip that the event has indeed ended. For
these reasons, once the send_road signal reaches ROAD, the counter measures the time passed
for the INIT_EV opcode to reach the AM chip and the time in which the AM chip logic puts in
readout the roads in addition to time spent by ROAD to process the roads.
In the two cases the portion of the pipeline on which the time is measured is diﬀerent, but
equally useful as a monitoring tool since it can detect back-pressure from AUX in case a great
number of hits of the event N reaches the input FIFOs and ROAD has not already ﬁnished data
processing on the roads of the event N-1. Furthermore, the AM chip is not capable of making
back-pressure when the hits are sent into their inputs excluding the possibility of a bottle-neck
eﬀect between the output FIFOs of HIT and the AM chips.
3Serial SCT and Serial Pixel have sensibly diﬀerent logics but as far the time measure is concerned the two
modules are treated equally.
4Operation Code
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As it can be understood by Figure 4.5, the time measurement of the event N (hit time plus
road time) is aﬀected by the processing time of the event N-1. In fact the condition to stop the
hit time counting of event N and is inﬂuenced by the possible delay in the processing of event
N-1.
The times measured are accessible through the aforementioned Spy Buﬀers memories. The
existing AM board software routines which allows to dump the ROAD Spy Buﬀers content into
text ﬁles. These output ﬁles were used as input ﬁles for a speciﬁcally developed software that is
capable of reading the text ﬁles, extract useful information from the data present on the ROAD
links and format them for further analysis using ROOT software framework. A fragment of a
Spy Buﬀer memory content ﬁle is shown in Figure 4.6.
Figure 4.6: Spy Buﬀer memory content. The data on the ﬁrst six ROAD links is shown. The
odd columns contain the memory pointer value while the even columns contain the data.
Time measurements were made loading a speciﬁc pattern bank into the AM chips of one
complete AM board equipped with four LAMBs with AM chip06. The pattern bank, called
"Sequential Pattern Bank", was composed of 8M patterns made of identical groups of 32K
patterns. The patterns were simply the same hit on all the layers for each event, with hits
indicated by numbers from "1" to "32767". The bank was written grouping the patterns in
sequential sets of 2K patterns. Each set is written on one chip, with each LAMB containing the
entire bank. Ad-hoc hit ﬁles were loaded into the AUX FIFOs in order to simulate incoming
events. The events were generated with the same number of hits on every input link and in order
to match at least one road per pattern. Events with a random number of hits were generated.
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(a) HIT links times distribution measured with
random events.
(b) ROAD links times distributions measured
with random events.
Figure 4.7: Time distribution obtained from the monitoring VHDL modules for HIT and ROAD.
Distributions of measured times were made with the number of clock cycles read form the
monitoring trailers of all links of HIT ( Figure 4.7a) and ROAD ( Figure 4.7b).
In the distribution regarding ROAD links presents a peak of values above 500 clock cycles.
Those events are the ones with no matched roads, for which the time passed is only the number
of clock cycles which the ROAD ﬁrmware has to count in order to declare the ending of the
event. The diﬀerence in time visible from the two plots is due partly to the number of roads
matching for each hit. In fact, the pattern bank inside the AM chips was written in order to
match at least four patterns for each AM quartet and therefore each output link.
The rest of the latency measured is due to multiple causes: a small amount of clock cycles
are added for the longer portion of logic monitored by the TMM module for the ROAD links;
another amount of delay is due to the latency introduced by the AM chips; a ﬁxed number of
30 clock cycles delay after the EE declaration in order to assure that the INIT_EV opcode has
reached all the AM chips; a small amount of clock cycles for the crossing of the output GTP
of HIT and input GTP of ROAD of the INIT_EV opcode. Finally, a further source of delay
can be traced back to the reduction tree of the AM chip quartet for the output data. This is
evident from Figure 4.8 where a correlation plot is shown between the time of ROAD links and
the number of matched roads.
Also from this latter plot is evident the correlation between the value of 500 clock cycles and
the events where no road matched.
Also another input ﬁle of hits was written with the purpose of matching only one road per
chip in each of the generated events. Since it is possible to uniquely identify the chip where the
road had ﬁred from the information encoded into the road itself, it is also possible to correlate
the time measurement with a particular chip in order to evaluate the relative delays between
data coming from diﬀerent AM chips. In Figure 4.9 is shown a correlation plot between the
geographical address, which numbers the chips in an AM board from 0 to 63 and the time
measured for the single road that had matched in the AM chip.
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Figure 4.8: Correlation plot between ROAD link times and number of matched roads.
Figure 4.9: Correlation plot between AM chip geographical address and time measured on the
output link.
In the plot shown in Figure 4.9 it is evident that for every AM chip quartet there is a
clear correspondence with the position of the chip inside the LAMB output chain. The chain is
described in Figure 3.7 (b) where it shown that there is a ﬁrst chip that sends the output data
to ROAD then the data coming form the second and the third is merged and sent and ﬁnally
the fourth chip inject its roads into the data stream. This measure shows that the relative delay
between adjacent elements in the output chain is roughly 25 clock cycles and therefore ∼ 50
clock cycles for crossing the entire chain. This introduces an additional delay to the data process
that is due to the hardware design.
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Conversely the other sources of delay are introduced for the correct functioning of the FSM
and the processing logic. An optimization will be performed in the future in order to minimize
all the reducible sources of delay described above, ensuring nonetheless the correct functioning
of the processing logic.
4.3 Serial Links Signal Integrity Measurements
The AMB and the four LAMBs contains internally Low-Voltage Diﬀerential Signaling (LVDS)
serial links for data connection between AM chips and the FPGAs. The LVDS serial links are
implemented trough diﬀerential pairs on which communication occurs with diﬀerential signaling.
On the two transmission lines composing the diﬀerential pair, two complementary bit stream are
carried. The information carried by the line is the diﬀerence between the two signals. Inside the
AM system there are ∼ 200 serial links/LAMB (see Figure 4.10) and ∼ 100 serial link in the
AMB that are in both cases O(10) cm long (∼ 50 cm for the longest one). Medium frequency
communication (2 Gb/s in the case of the AMB) needs technical precaution that were taken
in the design of the board: the use of serial link repeaters; grounded guard lines that act as a
grounded shielding case, for the minimization of cross-talk.
Figure 4.10: Design layout of one LAMB. All the link on the diﬀerent PCB layers are shown.
In order to check the quality of the LVDS serial links, direct measures on one of the AM
chip input were made. In order to validate the LVDS links, a special feature of the logic of the
AMB was used. The FPGA that equip the board in fact, can generate Pseudo-Randomic Bit
Streams (PRBS) that simulate the normal data stream, ensuring a large number of bit ﬂips. In
this particular case a PRBS-7 sequence was used, i.e. the sequence repeats itself after N = 27−1
times. The measures were made with a diﬀerential probe attached to an LeCroy WaveMaster
oscilloscope capable of 40 GSamples/s and a bandwidth of 8 GHz. This instrument is also capable
of decoding the 8b/10b encoding of the data stream and therefore capable of detecting errors in
the transmission of the sequence.
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In order to have a qualitative and quantitative check on the serial link quality the oscilloscope
has been used to extract a great number of quality parameters from the Eye Diagram. This dia-
gram is in fact a two-dimensional histogram (voltage versus time), ﬁlled with every bit transition
detected on the link under test. The histogram is ﬁlled with rising edges, falling edges, stable
1 and 0 levels.The more the time is spent for the ﬁlling of the diagram, the more the statistics
about the link is rich and the more the measured parameters are accurate.
Important parameters that is used to quantitatively characterize a serial link can be extrapo-
lated from an eye diagram. One is the Bit Error Rate (BER) that is simply the ratio between the
number of errors5 registered in the link and the total number of bits transmitted on that link.
The instrument Fixes a voltage threshold across the eye diagram and reads whether the value
of the digital signal is the one predicted. Evaluating the BER, with a ﬁxed voltage threshold,
for various time values of the eye diagrams produces the BathTub diagram (the yellow curve in
Figure 4.12). This diagram is evaluated starting from the point in time where the BER is 0.56
continuing to sample through the middle of diagram (ideal sampling point) until arriving to the
other side of the diagram stopping on the opposite 0.5 BER point. The steeper the two resulting
curves are the better is the link quality.
Figure 4.11: Eye diagram with highlighted signiﬁcant elements.
The procedure that consist of evaluating the digital level given the voltage threshold is in-
vertible with respect to the diagram axis and therefore it is possible to apply it to the voltage
uncertainty. This means that is possible to generalize the BER measure for every direction across
the eye diagram plane. This will lead to the identiﬁcation of closed curves inside the eye diagram
in which the BER has the same value also known as isoBER lines. Proportionally to the area
that corresponds to an iso BER of 10−12 areas, the instrument calculates the eye BER that is
an estimate of the total BER for the link.
Other measured parameters are the eye One and eye Zero that correspond to the mean value
(at the ideal point) of the logic 1 and 0 respectively, measured on the eye diagram; the eye Height
that is the diﬀerence between the eye One minus one standard deviation and the eye Zero minus
5Errors in this case refers to misinterpretation of logic 1 as 0 and vice versa.
6That is the point in which the probability of having an 1 or 0 is equal. The existence of this point is assured
by the 8b/10b encoding that guarantees a running disparity of ±2
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one standard deviation; eye Width that is the diﬀerence between the two points at a distance of
a standard deviation from the means at the crossing points.
Another crucial parameter to measure is the jitter. Jitter is the displacement in time of the
signal transition with respect to the reference clock. During the clock transition, in fact, the
signal is interpreted as a 1 or a 0 by the logic involved. In this respect the jitter is an important
parameter that has to be kept under control in order to avoid transmission errors. Is possible
to deﬁne two components of the jitters that have two diﬀerent set of causes: the deterministic
jitter and the randomic jitter. The ﬁrst one originates from the physical characteristics of the
hardware and can be interpreted as a "systematic" jitter. The second one, instead originates
from random processes like thermal and shot noise and can be interpreted as a "stochastic"
or jitter. The instrument used for the measure of the jitter uses an proprietary algorithm to
separate the two jitter components. The distribution of the randomic is shown in Figure 4.12
in the green histogram. The total jitter distribution is shown in the same ﬁgure in the dark red
historgam.
Figure 4.12: Eye diagram and jitter measures done with the oscilloscope. The green distribution
is the randomic jitter while the dark red distribution is the total jitter. The scales are reported
on the bottom of the ﬁgure[14].
A representative measure, taken between the ﬁrst an the second fan out stage (from HIT to
the AM chip) are summarized in Table 4.2 and Table 4.3.
Eye Parameters
Eye Height Eye Width Eye One Eye Zero Eye BER
547.6 mV 440.2 ps 342.6 mV -343.8 mV 48.3 · 10−51
Table 4.2: Eye diagram parameters summary table.
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Jitter Measures
Total Jitter Randomic Jitter Deterministic Jitter
132.5 ps 3.89 ps 77.0 ps
Table 4.3: Jitter measures summary table. Here the total jitter is extracted from the diagram
with a crossing threshold with a 10−12 BER.
All these measures match the requirements for the input and output serial links that guarantee
the correct functioning of the AM chip.
4.4 Cooling Tests
Measures of heat dissipation and cooling were made between 15 and 19 June 2015 at Point 1,
inside USA15 electronics cavern. Inside FTK racks were placed 4 working old AMB equipped
with AM chips version 03 which were used in the CDF experiment. This test was made with the
purpose of verify the cooling capabilities of the crate's slots.
The setup was composed by a Wiener ﬁlled with diﬀerent type of boards:
Board Name Board Type number of Am chpis total Power consumption
3v3 AMBslim 1 96 286 W
1v2 AMBslim 1 96 235 W
1v3 AMBslim 2 64 183 W
noname AMBslim 2 64 190 W
Table 4.4: Types of AM board used for cooling tests.
AMBslim 1 hosts the two top LAMBs with AMchpis on both sides. The power consumption
per board is estimated taking into account a 2.5 W consumption per chip. This is the power
dissipated by the AM chip with all the input bits ﬂipping using an ad-hoc ﬁrmware that alternate
two words in all the chip's inputs.
The temperature measurements were made on the PCB by the use of seven sensors glued to
the board. The board was divided into two zones: up and down. Both zones were deﬁned for
the front and the back of the LAMBs and were divided in left, center and right like is shown in
the Figure 4.13. Two sensors were placed on the up-front (left and center ), two in the up-rear
(center and right), while three sensors were placed in the down part, down-front (only center)
and two in the down-rear (center and right).
This sensor layout allowed to focus better on the top part of the board, in particular the top
left. Infact, the air that will reach the top part of the board will be heated up by the chips in
the down part. Particular attention is payed to the top left corner. This beacuse the thermal
analysis made by IMEC [15] has indicated it has the most hot portion of the board.
Another temperature measurement was also made on the farther top-left AM chip using a
thermo-camera, pointing it to package and to the front panel, in order to measure the temperature
on the pins.
At the beginning of the test four functioning AMBslim were placed in the crate from the slots
6 to 9 with the ﬁrst two occupied by type 1 board (named 3v3 and 1v2) and the second two by
type 2 (named 1v3 and noname). Slots 1 to 5 and 10 to 13 were ﬁlled with old CDF AM boards
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Figure 4.13: 1v2 AMBslim used for the test. The sensors are shown circled in red.
and they were not plugged as far as they serve only to make mechanical obstruction to the air
ﬂow. With the same function, slots 14 to 21 were ﬁlled with 8 PCBs containing only resistors.
The board in the center (1v2 and 1v3) had the sensor glued on. Figure 4.14 shows the setup for
the test.
Figure 4.14: Boards positions inside the Weiner crate for the ﬁrst measurements.
The test was made moving the four boards, maintaining the relative positions, in order to
test slot 7 to 14 with 1v2 board and 8 to 15 with 1v3. This allowed to measure temperatures in
various position relatively to the central fan of the crate, starting from the region between the
ﬁrst and the central wheel, which the thermal simulation indicated as the less cooled, through
the whole central fan length. The current consumption was monitored by the crate ammeter.
During the whole test the consumption was of 15 A on the 48 V and of 48 A on the 3.3 V.
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Slot 7 8 9 10 11 12 13 14 15 16
AMB 1v2 FL sensor T (◦C) 56 64 66 73.6 67 63 51 56 60 N/A
AMB 1v3 FL sensor T (◦C) N/A 44 48 49 50 44 39 40 42 47
Table 4.5: Types of AM board used for cooling tests.
The measure made on board 1v2 at slot 10 (the worst) was repeated after swapping the ﬁrst
test board (3v3) with the last (noname) in order to have the 1v2 between two type 2 boards and
therefore less heat. The temperature was ∼ 5◦ below.
The temperature read on the FL sensor shown in Table 4.5 suggests, conversely from what
the simulation predicted, that the worst are those above the center of the fan wheel. The
systematically higher temperatures measured in the board 1v2 are clearly due to the presence of
double the number of chips which result in a ∼ 5 W of power consumption in the sensor area.
Another interesting aspect emerged when considering the diﬀerence in temperature between the
FL and the FC sensors of the same board (1v2). The temperature of the front are higher when
the board is placed above the left part of the wheel, while they get lower passing towards the
center of the fan. FC sensor appear to behave in the opposite way: the temperature get higher
when the FL temperatures decrease.
Figure 4.15: Temperatures measured by the FL and FC on the 1v2 board in every slot tested.
This kind of behaviour is explicable considering the direction of rotation of the fan, which may
not have been taken into account in the simulation7. Given that the wheel pushes air upwards,
the angle of the fan wings rotate in a direction (anti-clockwise as seen from above) such that the
air is pushed towards the front while the board occupies the slots in the right part of the fan
wheel. The same mechanism pushes away the air from the center and back part of the board.
This situation is reversed when the board is in the left part of the fan, which is coherent with
the observed temperatures. Another type of test was made, arranging the boards in the slot 8
the 3v3, in the slot 10 the 1v2, in the slot 12 the 1v3 and in the slot 14 the noname board with
empty slots in between like is shown in ﬁgure.
7In the simulation presented in [15], the air ﬂow seems uniform.
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Figure 4.16: Board position inside the crate for the second temperature measurements.
The FL sensor measured a temperature of 63◦ which is more than 10◦ lower than the previous
test.
Finally, regarding the chips measures, the temperatures of the package and the pins were
systematically ∼ 26◦ and ∼ 6◦ respectively, above the temperature registered by the sensors
on the PCB. The temperatures therefore exceeded 85◦ in slots 8 to 12 for the 1v2 board while
remaining always below 80◦ for the 1v3 which is more similar to the AMBslp board having chips
in one side of the LAMB only. It should to be pointed out that the chips used in the test are
AM03 that are equipped with PQFLP package. The new AM05 and AM06 chips have BGA
package with heat slug and therefore the new chips are expected to be more eﬃcient in heat
dissipation resulting in a smaller diﬀerence between chip and PCB temperatures.
Chapter 5
Trigger Algorithms for Hadronically
Decaying Higgs
5.1 Hadronic Trigger
The upgrade of LHC is designed to reach instantaneous luminosities of ∼ 2 − 3 · 1034 at√
s = 14TeV exceeding by about a factor 5 the peak luminosity reached up to now. The high
instantaneous luminosity will allow to collect about 300 fb−1 of data in three years allowing to
aim at more precise measurements and at searches for very rare channels. All of this will come
at the cost of a higher pile-up (<µ>= 80) and at an increased QCD jet production.
As explained above, FTK will play an essential role in the selection of interesting events in the
harsh LHC environment. It will increase the capability of the HLT algorithms, freeing the HLT
CPU farm from the load of track reconstruction and allowing it to implement more sophisticated
algorithms on the subset of interesting events. This point is especially important for events with
many jets where the CPU farm does not have enough power to reconstruct tracks at the L1
output rate. In subsection 2.4.2, especially when describing the b-tagging performance of FTK
it was made clear that FTK will allow to lower the HLT thresholds to recover ineﬃciencies.
Considering what has been previously said it is important to ﬁnd a way to improve the L1
selection. This will ensure to exploit at best the increased HLT power once FTK will provide
on-line track information. In this respect it will be useful to improve the global trigger strategy
developing L1 algorithms that make use of many objects instead of only one. The L1 decision
in the past was based mainly on counting single trigger objects like electrons, muons, jets with
pT above a given threshold or, on single ET thresholds or E
miss
T variables. However the L1
decision for hadronic trigger is also limited by the poor resolution with which the latter kinematic
quantities are measured. It is therefore important to exploit the global event characteristics to
improve the trigger selection. This is exactly the idea behind the new capabilities oﬀered by the
upgraded L1 Trigger Central Trigger Processor described in subsection 2.1.1 available since the
beginning of Run-II. The CTP allows to compute correlations between kinematic quantities of
diﬀerent objects at L1 rate. From the beginning of Phase-II, early on-line tracking reconstruction
and improved energy measurement at trigger level will be available.
A study of hh→ bb¯bb¯, where h is the Standard Model Higgs boson, is described in this chapter
and it will be an attempt to ﬁnd a new trigger strategy in order to obtain an eﬃcient selection
while maintaining a good rejection factor for the multi-jet background. The resulting algorithms
would be suitable of being implemented at L1 rate but also as high rate HLT algorithms.
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5.2 Searches That Would Beneﬁt from Hadronic Triggers
5.2.1 Measurements of Higgs Couplings with Fermions and Hadronic
Decay
The Standard Model (SM) postulates the existence of a scalar ﬁeld, namely the Higgs ﬁeld,
in order to introduce mass terms into the SM lagrangian leaving the lagrangian itself, gauge
invariant and the theory renormalizable. The coupling of the Higgs ﬁeld is introduced in the
Stanrd Model as a Yukawa coupling proportional to the mass of the fermion. A Higgs-like particle
was discovered during the LHC Run-I by the ATLAS and CMS experiments. Precision studies
of Higgs coupling to fermions such as H → bb¯ and H → ττ will beneﬁt from improved trigger
selections.
Figure 5.1: Branching ratios of the Higgs boson for various values of MH . The red line represent
a MH = 125 GeV.
Several types of analyses have been made by the ATLAS and CMS collaborations in order to
measure the Higgs coupling to fermions [16].
Direct measurements of the Yukawa coupling to fermions were performed by ATLAS through
the study of the H → τ+τ− (BR = 6.3% for MH = 125 GeV, see Figure 5.1) decay channel
[17]. This search was optimized for three cases according to the τ lepton decay channel. The τ
lepton may decay leptonically (τlep) with a branching ratio of 35% or hadronically (τhad) with a
branching ratio of 65%. The three analysed cases were: τlepτlep, τlepτhad, and τhadτhad. In the
cases where at least one τ decays leptonically the trigger is based on lepton objects. However the
channel where both τs decay hadronically correspond to a large part of the events, it is therefore
important to also exploit this topology. In the di-τhad case, the trigger was based on calorimetric
objects at L1 followed by isolation requirements on calorimetric and tracking criteria at high
trigger level. The tracking isolation in a high pile-up environment is particularly powerful however
the time needed for the track reconstruction requires to keep the L1 calorimetric thresholds quite
high to be able to have a sustainable rate. Even with the trigger limitation discussed above the
channel with hadronic tau decays is second in sensitivity only to the τlep − τhad decay showing
the potentiality of this channel.
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Another important decay to measure the Higgs coupling to fermions is H → bb¯ which, as
shown in Figure 5.1, is the decay channel with the highest Branching Ratio Γbb¯/ΓTOT = 57.7%.
For this reason it would be of extreme interest to be able to select eﬃciently such events in order
to perform a direct measurement of the Yukawa couplings. Attempts of selection of this type
of events encounter huge diﬃculties at hadron colliders since, as discussed also in section 1.1,
this channel is overwhelmed by the QCD multi-jet background. ATLAS analyses of this process
have studied the Higgs that is produced in association with W± or Z0 bosons [18]. This kind
of processes allow to rely on the eﬃcient single-lepton triggers with the W± or Z0 decaying to
e± or µ±. A similar situation is the one represented by the production of the Higgs boson in
association with a tt¯ couple. A study of the tt¯H decaying hadronically was made [19] where the
couplings with the top quark and the bottom quark are also studied. The on-line selection of
these events relied mostly on single pT thresholds for the leptons coming from the top quark
decay. A particular sub-case is represented by the ZH → νν¯bb¯ decay where no detectable lepton
is present in the ﬁnal state and a single threshold trigger for the EmissT was used for Run-I.
This type of trigger is expected to suppress insuﬃciently the background rate for the Run-II and
Run-III conditions. A ﬁrst assessment of the use of the topological trigger were made for the
combination of an inclusive single pT threshold jet trigger with a loose requirement of angular
separation for a minimum ∆φ(EmissT , jets) [20].
Figure 5.2: Higgs boson couplings as a function of the Standard Model particle masses [21].
The combined analysis gave an outstanding conﬁrmation of the Standard Model. It is possible
to see from Figure 5.2 the Higgs coupling measurement are plotted versus the diﬀerent particle
masses. This measurement conﬁrms the proportionality between the coupling constants and the
particle mass.
5.2.2 Pair Production of Higgs Bosons Decaying in bb¯bb¯
Experimental searches of resonances decaying to Higgs boson pairs each decaying to a couple of
b-quarks were performed by ATLAS and CMS experiment [22] [23]. Both experiments performed
data analysis selecting events with 4 b-tagged jets in the ﬁnal state. The ATLAS collaboration
has performed the analysis also for events where the couple of b-quarks, due to the large boost,
has been reconstructed as a single large radius jet (boosted analysis). This latter analysis was
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combined with the one with two separate jets for each Higgs boson candidate (resolved analysis).
The ATLAS search has been performed with 19.5 fb−1 of proton-proton collisions at
√
s = 8 TeV.
This study has set an upper limit on the cross-section for resonant production of Higgs pairs of
σ(pp→ X → hh→ bb¯bb¯) = 3.2 (2.3) fb for a mass of 1.0 TeV (1.5 TeV) at 95% Conﬁdence Level
(CL). The analysis has also excluded the existence of a Randall-Sundrum Graviton with a mass
ranging between 500 and 990 GeV. The exclusion plot resulting from the combined analysis of
the boosted and resolved searches done by the ATLAS collaboration is shown in Figure 5.3.
Figure 5.3: Expected and observed limits for the Randall-Sundrum Graviton production decaying
in a Standard Model Higgs couple with each couple decaying in bb¯. The plot shown is the result
of the combined analysis done by ATLAS.
The analysis performed by CMS on a similar data-set (17.9 fb−1 of p− p collisions collected
at
√
s = 8 TeV) has set upper limit on the RSG production cross-section (see Figure 5.4) and
thus excluded a mass range from 380 to 830 GeV at 95% CL.
Figure 5.4: Expected and observed limits in the CMS analysis for the Randall-Sundrum Graviton
production decaying in a Standard Model Higgs couple with each couple decaying to bb¯.
In the two searches done by ATLAS and CMS the trigger was implemented with single pT
threshold triggers. Only in the oﬀ-line event selection, cuts on distinctive topological signature
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were used. In fact in the two analyses a maximum angular separation (∆R) between the jet
couples produced from the Higgs decays was applied requiring: ∆R < 1.5. The trigger thresh-
olds results as the main limitation of this analysis. The possibility to lower the pT threshold
implementing a more global trigger would allow to reach also lower resonance masses.
5.3 Double Higgs Hadronic Trigger
5.3.1 Signal and Background Samples
This section will describe the development of an algorithm designed to select multi b-jet events.
As discussed above the benchmark signal considered is an exotic resonance decaying to a couple
of Standard Model Higgs boson each decaying to bb¯. The exotic resonance model is the Randall-
Sundrum Graviton with a mass of 500 GeV. The signal is simulated using MadGraph[24] in-
terfaced with Pythia8 [25] for hadronization, parton showering and underlying event simulation.
Details about the signal sample used are reported in Table 5.1. All the samples described in this
section provide diﬀerent levels of particle simulation:
• Truth: this collection of particles contains particles produced in the hard scattering p-p
process including the underlying event. The evolution of the particles is simulated until
stable particles are produced. Particle are considered stable if their mean lifetime is larger
than 10 ps;
• Reconstructed : simulated particles in which the eﬀect of the interaction of the detector is
also simulated. The behaviour of the truth particles are therefore corrected taking into
account the interaction with matter, multiple scattering, interaction with the magnetic
ﬁeld and the detector readout response is also simulated. In this simulated event the eﬀect
of the pile-up is also added. This type of objects are assumed to be representative of the
HLT reconstruction quality;
• L1 ROI : ROIs or Regions of Interest are the simulated information provided by Level-1
Calorimetric trigger (see section 2.1.1). The the jet calorimetric variables used in this work
consists of three variables i.e. ET of 8× 8 calorimetric cells, η and φ. The Level-1 ROI for
the jets will be referred to as Jet-ROIs.
Sample Name Process at Matrix Element Cross-Section [nb] pile-up Events
RSG_hh_bbbb_m500 RSG→ hh→ bb¯bb¯ 3.26 · 10−3 60 10000
Table 5.1: Summary table of the signal sample used.
As mentioned above, the main background source for this kind of events is the QCD multi-
jet production. The samples of this type of events available in ATLAS are the JZX samples
where X indicate a particular slice of pT of generated multi-jet events. As the pT spectrum of
QCD multi-jet events decreases exponentially, it would be extremely time and storage consuming
to generate a high amount of statistics for a large pT interval. Therefore the QCD events are
generated for limited transverse momentum intervals, indicated by numbers that start from 0
and increase with the increasing values of pT . For the study presented here, the two samples
JZ1 and JZ2 were used. Details about the simulated background samples are listed in Table 5.2.
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Since these pT slices were generated independently for every slice, it is necessary to apply a scale
factor to each slice to rescale each sample to the correct cross-section.
Sample Name Cross-Section [nb] Jet pT Slice [GeV] Events
JZ1 7.9 · 107 20 - 80 100000
JZ2 6.4 · 104 80 - 200 98400
Table 5.2: Summary table of the background samples used.
The hadronic jets used in the analysis are built using the anti-kt algorithm [26]. For truth
particle this algorithm is applied to the single particles produced in the quark hadronization,
whereas for reconstructed jets, the algorithm is applied to calorimetric deposits and thus the
interaction with the hadronic calorimeter is taken into account.
Figure 5.5: pT spectrum of truth jets of JZ1 and JZ2 samples. The two histograms are normal-
ized to the same integrated luminosity.
In this analysis both truth and reconstructed muons are used. The truth muons are used
for the truth study only. The reconstructed muons are the result of the STACO algorithm [27]
which implement a combined reconstruction (see subsection 1.2.3); they are used for both the
study done with reconstructed objects and L1 objects. This kind of muons data is generated
taking also into account the MS geometrical ineﬃciencies such as detector cracks.
In order to quantify the absolute value of the background rates, the JZ1 and JZ2 cross
sections reported above are not suitable. Comparison between data and simulated [28] events
have shown that ad hoc simulated samples are needed in order to have a reliable estimate of
the rate and this is done with a dedicated program named ATLAS rate estimator. It is instead
possible to use JZ1 and JZ2 samples to estimate relative background eﬃciencies. In this work
a reference selection has been used to evaluate a scale factor to obtain a rate estimate from the
eﬃciency estimate. The scale factor obtained gives a 1 kHz rate for a multi-jet QCD eﬃciency of
0.1%. In the following it is therefore assumed that a selection giving a rate below 0.1% correspond
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to a sustainable rate since the L1 rate limit for the hadronic trigger is about 4 kHz.
5.3.2 Kinematic Preselection
A ﬁrst study of the pT spectrum was made in order to decide cuts on the transverse momentum
of jets. These kinematic cuts represent the most standard L1 selection achievable with jet
pT thresholds. The aim of the trigger study presented here, is to ﬁnd a selection method for
events that contains two couples of b initiated jets produced by the Higgs decays. It is therefore
important to focus on the jets that have the highest pT . In fact, more than 90% of the times the
ﬁrst three most energetic jets come from the Higgs decay. A cut on the pT of the ﬁrst three jets
found in a given event is imposed with a diﬀerent pT value according to the pT rank of the jet.
The kinematic cuts on jets are tuned on the pT distributions that are shown in Figure 5.6. The
distributions show also how the energy measurement is degraded in the reconstructed jets. The
aim of the pT cut is to reject the maximum of the background, with the constrain of keeping the
signal for each of the three jet transverse momentum.
(a) (b)
(c) (d)
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(e) (f)
Figure 5.6: Transverse momentum distributions of the ﬁrst (a), second (b) and third (e) truth
jets and ﬁrst (c), second (d) and third (f) reconstructed jets, ordered in pt. The plots show both
the background samples and the signal that is not normalized with respect to the background.
Jet pT Ranking Cut
1 pT > 55 GeV
2 pT > 40 GeV
3 pT > 20 GeV
Table 5.3: Summary table of the pT cuts on the ﬁrst 3 QCD jets with the highest energy.
5.4 Tagging of b-jets with µ
A ﬁrst simple strategy that can be adopted for the selection of b-jets coming from the couple of
Higgs bosons consists in tagging the jets using the muon produced in the semileptonic decay of
the b quarks. This process is an electro-weak decay mediated by the W± boson. As it is shown
in Figure 5.7 this decay can occur as a prompt decay (Figure 5.7a) or a cascade (Figure 5.7b)
decay producing one or two muons in the ﬁnal state.
(a) Prompt semileptonic decay of the b-quark. (b) Cascade semileptonic decay of the b-quark.
Figure 5.7: Semileptonic decays of b-quarks inside Hadrons.
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If only the production of muons in the semileptonic decay is considered, it occurs with a
branching ratio of BR about 10% for the prompt decay and BR aboout 10% for the cascade
decay. In total, the chance of having at least one µ in the b-quark decay is roughly 20%. This
means that it is expected to ﬁnd at least one soft µ inside the jet cone ∼ 20% of the times.
In the case of the signal studied here, a summary of the probabilities for the various decays
scenarios is reported in Table 5.4 assuming a BR of 20%:
Decay Probability
P (0µ|bb¯bb¯) 41.0%
P (1µ|bb¯bb¯) 41.0%
P (2µ|bb¯bb¯) 15.4%
P (3µ|bb¯bb¯) 2.6%
P (> 0µ|bb¯bb¯) 59.0%
Table 5.4: Summary table of the probabilities of having 0 ,1 ,2 ,3 ,4 or at least 1 µ from the
decay of the four b quarks.
A trigger strategy can be set up, identifying at L1 the b-jet with a muon track from the Ms
triggering. This can be done through the exploitation of the newly installed Topological Trigger
described in subsection 2.1.1. With this new L1 trigger feature, it will be possible to calculate
the ∆R distance, deﬁned as ∆R =
√
∆η2 + ∆φ2, between the cluster in the calorimeter and the
trigger muon and thus associate the muon to the jet at L1. In principle this method guarantees
good selection eﬃciency for events with four b quarks in the ﬁnal state since the probabilityof at
least one semileptonic decay b producing a µ is roughly 60%. This value of eﬃciency decreases
de facto to ∼ 30% if we consider a minimum pT threshold for the detection soft muons at L1 and
the coverage of the muon trigger chambers of the ATLAS Muon Spectrometer. However from the
point of view of background rejection, this method of selection has in principle a limited power.
This is due the direct production of b-jets which is roughly 1/10 of the total QCD multi-jet
production [29]. Although this kind of approach has a simple implementation at trigger level the
improvement has no signiﬁcant possibility to improve in the future eﬃciencies and background
rejections currently obtainable.
5.5 µ-Tagging Selection Results
The algorithm that selects the b-jets via muon tagging has been implemented in a C++ software
to analyse the events contained inside the MC samples described in subsection 5.3.1. The algo-
rithm ﬁnds an anti-kt jet with distance parameter R = 0.4 jet which is is reconstructed using
the calorimetric energy deposits. The algorithm then ﬁnds the muons in the same event and
computes the ∆R between the jet and the muon track. A jet is therefore µ-tagged if at least
one muon is found to be at an angular distance ∆R < 0.35 from the jet axis. This radius of
the "tagging cone" has been determined from the study of the distributions of the minimum ∆R
between truth b-jets and muons. The distribution for the truth muons is shown in Figure 5.8.
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Figure 5.8: Distribution of the truth ∆R between the jets and the closest muon.
A check on the eﬀectiveness of the tagging has been done with the events on which three
µ-tagged jet were found, since the case with four µ-tagged jets suﬀered from low statistics. The
invariant mass (mjj) of the two jets has been computed with all the possible couples of jets. The
couple with the mjj closest to MH was selected and the remaining third jet was discarded. The
distribution plotted for the µ-tagged couple of jets is shown in Figure 5.9b. A cross-check on the
validity of this tagging algorithm has been made by replacing the µ with the MC particle level
b-quark. The distributions in Figure 5.9 show the substantial accumulation of events around of
the MH value.
(a) (b)
Figure 5.9: Invariant mass of the two jets with mjj closer to the Higgs mass, choosen between
the three µ-tagged jets (a) and the three b-tagged jets (b).
In addition to the jets pT cut, a selection on the transverse momentum of the muons is
imposed in order to cut the soft component. In fact for extremely low values of pT thresholds
one has to take into account that the L1 muon trigger is ineﬃcient[30]. The MC samples of the
signal provide the muons produced in the b-jets as single particles (MC particle level). Their
their pT spectrum that is shown in Figure 5.10. As expected the majority of the muons coming
from the signal jets are soft and therefore the cut on the muons pT is set at 4 GeV which includes
∼ 70% of the produced muons.
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Figure 5.10: pT spectrum of the muon that are known to be produced in the b-jets of the double
Higgs decay.
In the tagging method the event passes the cut if at least one jet is tagged with muons. The
selection it is made with truth objects and with reconstructed object in order to compare the
results. The same selection has been used to evaluate the eﬃciency on selecting background
events in order to estimate the rejection power of the selection itself. The eﬃciency on the signal
and on the background has been computed as follows:
 =
#events passing having at least one µ− tagged jet
total number of events
(5.1)
The uncertainties δ on the eﬃciencies  have been computed as:
δ =
√
(1− )
total number of events
(5.2)
The selection made with muons has been evaluated in cascade with the kinematic pre-selection
and the complete cut ﬂow eﬃciency are reported in Table 5.5 for truth jets and in Table 5.6 for
reconstructed jets, both tagged with truth µ and reconstructed µ.
Truth Jets
µ used for tagging Truth µ Reconstructed µ
Cut Flow  on background  on signal  on background  on signal
Pre-Selection 0.5%± 0.02% 99.2%± 0.09% 0.5%± 0.02% 99.2%± 0.09%
µ-Tagging 0.03%± 0.01% 52.4%± 0.5% 0.011%± 0.003% 33.8%± 0.5%
Table 5.5: Summary table of selection eﬃciency for both the signal and the background events.
The numbers refer to the selection made with truth jets.
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Reconstructed Jets
µ used for tagging Truth µ Reconstructed µ
Cut Flow  on background  on signal  on background  on signal
Pre-selection 2.32%± 0.05% 99.83%± 0.04% 2.32%± 0.05% 99.83%± 0.04%
µ-Tagging 0.06%± 0.01 52.4%± 0.5 0.07%± 0.01% 34.5%± 0.5%
Table 5.6: Summary table of selection eﬃciency for both the signal and the background events.
The numbers refer to the selection made with reconstructed jets.
The use of the complete cut ﬂow has proved to have a signiﬁcant impact on background
rejection. The eﬃciency on signal is clearly limited by the branching fraction of the semileptonic
decay of the b quark, but it decreases further as the reconstructed µ are used for tagging. In
fact while the pT cut applied on the muons decrease the number of semileptonic decaying bs,
for the reconstructed muons, the reconstruction eﬃciency of muons (∼ 80%) has to be taken
into account. Therefore this approach seems to have a good impact as far as the background is
concerned, but is strongly limited by the semilpetonic BR of the b-quark.
5.6 Topological Study
A second approach to the selection of the events described above has been studied here. This
alternative strategy is based on the exploitation of the improved computational capabilities of
the trigger system, both at L1 and at HLT, in order to apply topological and kinematic cuts at
trigger level. This computational power can be applied to select a particular topological signature
represented by the two couples of jets being signiﬁcantly separated in ∆R due to the original
direction of the two Higgs bosons being produced from a massive resonance. This kinematic
conﬁguration aﬀects the two couples of jets that undergo a large Lorentz boost on the transverse
direction limiting the angular aperture between the two b-jets. The selection of the angular
separation can be coupled with a selection based on the on-line computation of the invariant
mass of the two jets requiring it to be near to the mass of the Higgs. These selection criteria
are very for good energy resolutions, as are available today at HLT level. They could become
L1 good selections criteria when the calorimetric L1 measurements will be upgraded. For this
reason, they are complementary with respect the muon b-tagging, since they are not usable today
at L1, but they seem to have greater margin of improvement for the future. They implement a
more inclusive selection that can be applied to a broad category of events in which two massive
resonance decay in a pair of jets each, not only b-jets.
The ﬁrst limitation is represented by the coarse energy resolution of the calorimetric mea-
surement at L1. While at L1, the angular selection is already good enough, the invariant mass
calculation is not suﬃciently precise. In this respect, the angular selection can be used as a
stand-alone criteria at L1.
The selection studied can be used at HLT to achieve higher rejection factors than the HLT
b-tagging. In fact, like it has been explained earlier, 1/10 of the QCD events have real b-jets. The
situation worsen at high luminosities where the quantity of b-jets rise further due to secondary
interactions.
The idea behind the trigger study that will be exposed is to consider the global features of
the events. In fact, as the luminosity increases, triggers based on single thresholds or requests
on uncorrelated objects become less powerful on background rejection.
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5.7 Topological and Kinematic Selection Results
Here the new selection results, based on global topological characteristics of the hh→ bb¯bb¯ events,
is presented. The ﬁrst topological quantity which was studied is the angular separation of each
b-jet couple produced by the Higgs decays. In order to identify the truth b-jets the b-quark
information is used to tag the jets as described above. For every event where four jets were
found to be b-tagged, all the possible combinations between two jets were considered to compute
the mjj invariant mass. The jets have been coupled according to the condition |mjj −MH | < 50
GeV. The plot in Figure 5.11 shows the correlation between ∆φ and ∆η for the couples that
have been selected.
Figure 5.11: Correlation between ∆η and ∆φ measured between the b-tagged jets. Details of the
couples arrangements are described in the text.
As expected the plot in Figure 5.11 shows a clear limit on angular separation between jets (∆R
< 1.5) generated by the decay of a boosted higgs. Another angular quantity to investigate is the
angular separation between the directions of the two Higgs bosons. Their original 4-momentum is
reconstructed as the sum of the two jets selected as described above, in events with four b-tagged
jets. The directions of the two Higgs boson are expected to be largely separated in the transverse
plane. Figure 5.12 shows the distributions of the angular separation (∆φhh and ∆Rhh) between
the two Higgs boson from the resonance decay.
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(a) . (b) .
Figure 5.12: ∆φhh (a) and ∆Rhh (b) distributions measured between the directions of the two
reconstructed Higgs.
The two Higgs are produced almost back to back. This is an extra angular constraint that
can be used to increase the QCD rejection. However the kinematics of the single boosted Higgs
decay is exploited, something that is simpler and more general: the correlation plane between the
the invariant mass of the jet couples (mjj) and the ∆R between the two jets in the same couple.
Using the b-quark tagged jets it is possible to plot the correlation between ∆R and mjj . This
correlation, obtained from all the possible couples between the 4 b-quark tagged jets is shown in
Figure 5.13.
Figure 5.13: Correlation plot between ∆R and mjj for b-quark tagged truth jets.
From the latter plot is visible that correlating the ∆R and mjj leads two an accumulation of
the signal jets in a narrow region of the correlation plane. Until now, b-quark tagged jets were
used in order to understand the actual kinematics of the events. From now on, is important to
understand how to use the correlation with reconstructed jets. To identify the couples of jets
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produced by the Higgs decay initially all the possible jet couples combined from the list of the 6
most energetic jets in the event are tested.
Figure 5.14: Distribution of the position in the list of jets ordered by pT of the two less energetic
b-reconstructed jets.
(a) (b)
Figure 5.15: Correlation between ∆R and mjj for all couples of jets obtained combining the six
most energetic truth jets (a) and six reconstructed jets (b). The two plots are made with the
signal sample.
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(a) (b)
(c) (d)
Figure 5.16: ∆R, mjj correlations for the ﬁrst six JZ1 truth jets (a) and ﬁrst six JZ1 recon-
structed jets (b); Same correlation is shown for JZ2 truth jets (c) and reconstructed (d) jets.
(a) (b)
(c) (d)
Figure 5.17: ∆R, mjj correlations for the ﬁrst six JZ1 truth jets (a) and ﬁrst six JZ1 recon-
structed jets (b); Same correlation is shown for JZ2 truth jets (c) and reconstructed (d) jets.
Here the kinematic pre-selection is applied.
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It is important to keep the number of jets selected for the correlation limited, in order to
keep the computation time limited. For this reason it will be useful to order the jets in pT . In
fact it is likely that the jets coming from the Higgs bosons will have a signiﬁcant amount of
transverse momentum. Using the b-quark tagging procedure on reconstructed jets, it is possible
to order the b-jets in pT and check the position in the pT ranking of all the jets in the event. In
Figure 5.14 the distribution of the position in pT ranking of the last two b-jets is shown.
Using a combinatoric executed on a jet list limited to the ﬁrst six jets in the events, more
than 90% of the times, the group of jets will include all the four jets coming from the resonance.
At this point it is possible to calculate and plot ∆R versus mjj from the combinatorial within the
list of the the six most energetic jets. The correlation plot for the signal is shown in Figure 5.15
both for the truth jets and the reconstructed jets.
Figure 5.15 shows a that the correlation plane has a clearly deﬁned region where the most
of the signal jets accumulate near the value Higgs mass and at a ∆R ∼ 1 (see also the plot in
Figure 5.11). The same correlation has been studied for the background samples, separately for
JZ1 and JZ2. In Figure 5.16 the ∆R −mjj correlation plot is shown for the JZ1 sample with
truth jets (Figure 5.16a) and reconstructed jets (Figure 5.16b);The same correlations plots for
the JZ2 sample are shown in Figures Figure 5.16c and Figure 5.16d. QCD jets show a quite
diﬀerent behaviour since the QCD jet couples can reach large masses only if DR is quite large.
With the same order, the ∆R −mjj correlations are show in Figure 5.17 after applying the
kinematic pre-selection described in subsection 5.3.2 Clearly the pre-selection reduces strongly
the number of QCD events to be checked, reducing signiﬁcantly the computing time but not the
signal eﬃciency (see Table 5.7). The same plots for the signal are not shown in that they are
not appreciably diﬀerent from the ones without the kinematic pre-selection.In fact the kinematic
cuts were tuned in order to contain the all the signal jets. From the comparison of the correlation
plots obtained for signal and background samples an area has been deﬁned that is shown with
the black line contour over-imposed to the correlation plots in Figure 5.18. This signal region is
deﬁned by the kinematic and topological cuts:
• mjj < 140 GeV
• ∆R < mjj/60 GeV− 1/3
• ∆R < 1.5
(a)
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(b) (c)
Figure 5.18: Selection region superimposed to the ∆R, mjj correlation plot for reconstructed
jets for the signal (a), JZ1 (b) and JZ2 (c).
The selection eﬃciency for signal and background processes has been calculated as described
in section 5.4 and the results are summarized in Table 5.7.
Reconstructed Jets Truth Jets
Cut Flow  on background  on signal  on background  on signal
Pre-selection 2.32%± 0.05% 99.83%± 0.04% 0.5%± 0.02% 99.2%± 0.09%
Kinematic /
Topological
Selection
0.008%±0.001% 79.7%± 0.4 0.03%± 0.01% 85.4%± 0.4%
Table 5.7: Summary table of eﬃciency on signal and background processes for the global event
selection.
The resulting selection eﬃciency of the global event approach givesn better results than the
µ-tagging algorithm. since the signal eﬃciency is much larger (∼ 80%) with a slightly better
background rejection. The selection described here should be considered just as a preliminary
implementation that demonstrate the power of this global approach. Both for signal eﬃciency
and for background rejection power, this approach seems to be very eﬀective. However it should
be considered that it is more computational demanding than the muon tagging approach since it
requires the calculation of the combinatorial of at least six jets. Further studies should be done
to understand if similar results can be obtained working with the 5 or even 4 most energetic jets
in the event. The result is very interesting and requires a full optimization work. The possibility
to apply it at L1 should be further investigated evaluating the execution time within the L1
framework. However it could be for sure considered as a high rate HLT algorithm trigger at L1
from standard multi-jet trigger.
In fact this algorithm can be applied at the ﬁrst steps of the HLT selections (high rate
∼ 100 kHz) reducing strongly the rate with high eﬃciency and enabling further more exclusive
requirements like cuts on the plots of Figure 5.12. This strategy is certainly more eﬃcient and
more severe against QCD of the standard jet-btagging performed at HLT [13]. This study with its
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future optimization can also bring this type of selections down at Level 1, improving substantially
the muon-btagging strategy that certainly will not be suﬃcient for Phase-II.
5.8 Jet at Trigger Level
In order to have a preliminary look at how the quality of the jet reconstruction aﬀects the pre-
selection and the global selection trigger strategy the analysis is executed considering for the jets
the L1 jet trigger objects indicated as Jet-ROI (Jet Region Of Interest).
The selection algorithms described in section 5.5 and section 5.7 have been used to select
calorimetric Jet-ROIs. As described in section 2.1.1 Jet-ROIs are regions of 8x8 towers. For each
Jet-ROI the variables ET , η and φ are available and they can therefore be just substituted to
the standard jet in the analysis described above.
The Jet-ROIs available in the samples used for the analysis have shown irregular behaviour
at high η (η < −3.2 and η > 3.2). Since the number of events in the case of the truth and
reconstructed variables outside this range is negligible, the study is done requiring Jet-ROIs
with −3.2 < η < 3.2. The pT distributions of the ﬁrst three Jet-ROIs in pT rank has been
studied. These distributions are shown in Figure 5.19.
(a) (b)
(c)
Figure 5.19: pT distributions for the ﬁrst Jet-ROI in pT ranking (Figure 5.19a), the second one
(Figure 5.19b) and the third one (Figure 5.19c).
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From the latter distributions it is evident that the measurement of the jet pT , especially for
the QCD background Jet-ROIs, is substantially diﬀerent from the truth and reconstructed jets.
In order to understand the linearity of the transverse momentum at trigger level the correlation
between the Jet-ROI pT and the truth jet pT is studied (Figure 5.20). From this correlations,
the proﬁles have been extracted, binning the leading truth jet pT . Therefore the plots show the
mean of the distribution of the leading Jet-ROI pT within a 1 GeV bin of leading truth jet pT ,
for the signal (Figure 5.20b) and the two component of the background (Figure 5.20d JZ1 and
Figure 5.20f JZ2). The error bars are the standard deviation of the aforementioned distributions.
(a) (b)
(c) (d)
(e) . (f)
Figure 5.20: Plots showing the correlation between leading truth jet pT and the leading Jet-ROI
pT for the signal sample (a), JZ1 sample (c) and JZ2 sample (e). Beside each correlation plot,
the correspondent proﬁle binned in leading truth jet pT is shown.
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The proﬁles of the distributions (Figure 5.20) (b), (d), and (f) show that the linearity between
truth and jet-Roi transverse momenta starts when the truth pT is ∼ 40 GeV. For lower pT the
proﬁle ﬂattens out due to a threshold eﬀect especially when looking at the JZ1 (Figure 5.20d).
All the proﬁles studied show an underestimate of the truth pT of ∼ 30%.
The results of the muon tagging algorithm done with Jet-ROIs, tagged with Reconstructed µs
is reported in Table 5.8. In order to ease the comparison the results obtained with Reconstructed
Jets (already shown on Table 5.7) are also reported in Table 5.8.
Jets Jet-ROI Reconstructed Jet
Cut Flow  on background  on signal  on background  on signal
Pre-selection 0.67%± 0.03% 83.2%± 0.4% 2.32%± 0.05% 99.83%± 0.04%
µ-Tagging 0.018%± 0.004% 24.4%± 0.4% 0.07%± 0.01% 34.5%± 0.5%
Table 5.8: Summary table of the µ-tagging eﬃciency end background rejection, done with Jet-
ROIs and with reconstructed jets.
The smearing and under-estimate of the jet pT at trigger level aﬀects the eﬃciency of both
signal and background processes resulting in pre-selection eﬃciencies lower than those obtained
with the reconstructed jets. However the signal eﬃciency is diminished only by about 10%
while the background rejection is increased by a factor of about 3 demonstrating that the pre-
selection gives very good results also with realistic trigger jets. The µ-tagging stage applied to
reconstructed or trigger jets has very similar power giving a reduction of a factor ∼ 30 for the
background and ∼ 3 for the signal in both cases. This stage in fact is mainly driven by the muon
reconstruction performance.
The topological and kinematic selection was also tested with Jet-ROIs. Therefore the invari-
ant mass done with Jet-ROI 4-vectors (MROI) has been correlated with the ∆R. Also here the
correlation is done with the combination of the ﬁrst six Jet-ROIs in the pT ranking of the event.
The correlation for the signal and the background is shown in Figure 5.21.
(a) (b)
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(c) (d)
(e) (f)
Figure 5.21: Correlation plots showing the ∆R, MROI plane for the signal without (a) and
with (b) kinematic pre-selection. For the JZ1 background, without (c) and with kinematic
pre-selection. For the JZ2 background without (e) and with kinematic pre-selection (f).
(a) (b)
Figure 5.22: Signal to background ratio evaluated for diﬀerent values of ∆R cut and MROI (a)
moved as indicated by the white arrows in (b).
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In Figure 5.21a and Figure 5.21b the cluster of jet counts is less deﬁnite then it was for the
truth jets and the reconstructed jet. This is a clear reﬂection of the much coarser measure of
transverse energy and η − φ coordinate of Jet-ROIs. For this reason, an optimization of the
cut proposed in subsection 2.1.1 has been done. The linear cut involving the two variables
simultaneously (∆R and MROI) has not been changed, while the two cuts on ∆R and MROI
have been moved, the ﬁrst one from 0.4 to 3.2 with steps of 0.4 and the second one from 50 GeV
to 140 with steps of 10 GeV. For every couple of coordinates in the correlation plane between
these two cuts, the ratio between the number of signal and background events that pass the
kinematic and topological cuts is calculated. The map of the S/B ratio in the ∆Rcut−MROIcut
is shown in Figure 5.22. The optimization study indicated a limit of ∆R < 1.2 and that the
invariant mass cut has to be kept at high masses like for the reconstructed case. The following
cut combination has been chosen:
• mjj < 140 GeV
• ∆R < mjj/60 (GeV)− 13
• ∆R < 1.2
The selection algorithm eﬃciency on signal and background resulting from these cuts are
summarized in Table 5.9.
Jets Jet-ROI Reconstructed Jet
Cut Flow  on background  on signal  on background  on signal
Pre-selection 0.67%± 0.03% 83.2%± 0.4% 2.32%± 0.05% 99.83%± 0.04%
Kinematic /
Topological
Selection
0.4%± 0.02% 56.7%± 0.5% 0.008%±0.001% 79.7%± 0.4
Table 5.9: Summary table of the topological and kinematic selection eﬃciency end background
rejection, done with Jet-ROIs.
The much coarser energy and angular resolution of Jet-ROIs have substantially worsened the
background rejection with respect to the reconstructed case, maintaining a good eﬃciency on the
signal. It is clear that upgraded jet energy measurement can improve substantially the eﬃciency
and rejection power. Further angular topological cuts on plots in Figure 5.12 could improve the
rejection power as needed without loosing eﬃciency. It is therefore mandatory to implement
further studies for these hadronic trigger algorithms.
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Conclusions
My contribution to the associative memory commissioning and to the study of its use at trigger
level had a clear impact. I have implemented VHDL modules for the AMB data ﬂow manage-
ment. I have then validated them and they have been fully integrated in the ﬁnal digital logic
of the board. One of the not completely monitored aspect of the board was the time measure-
ments of the data processing. I have implemented monitoring tools to measure latencies and
processing times of various pipeline portions. These measurements showed that albeit the AMB
logic is operating correctly, optimization of the various latencies of the Finite State Machines is
mandatory. The measures done on the serial links of the AMB have shown a good level of signal
integrity and the cooling tests have allowed to evaluate the the cooling eﬃciency of the crate
infrastructures at the experimental site.
Regarding the high rate trigger algorithms, the strategies developed have shown the possibility
of the use of new kinds of high rate selections based on global event features rather than single
object thresholds. The muon tagging at L1 has demonstrated a good background rejection factor
but with limited eﬃciency due to the semileptonic BR of the b quark and the limited eﬃciency
of the muon reconstruction. For the kinematic and topological selection, good rejection factors
are reached maintaining good eﬃciencies on the signal. This latter approach, though, it is
more computational demanding than the ﬁrst one, and in this respect it can function as a high
rate HLT algorithm to be implemented upstream more sophisticated b-tagging algorithms. It
is also important to remember that a complete understanding of the global high rate trigger
strategy needs further studies on L1 objects such as Jet-ROI, and a more wide study using other
benchmark samples. For example it would be important to investigate the selection of processes
analogous to the one studied in this thesis but with a massive resonance with a lower mass and
therefore with a less clear kinematic and topological signature.
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Appendix A
VHDL Codes
Lamb_Control VHDL code:
l i b r a r y IEEE ;
use IEEE .STD_LOGIC_1164 .ALL;
−− Uncomment the f o l l ow ing l i b r a r y de c l a r a t i on i f us ing
−− ar i thmet i c f unc t i on s with Signed or Unsigned va lues
use IEEE .NUMERIC_STD.ALL;
−−use i e e e . std_logic_unsigned . a l l ;
−−use i e e e . s td_log ic_ar i th . a l l ;
LIBRARY Xil inxCoreLib ;
−− Uncomment the f o l l ow ing l i b r a r y de c l a r a t i on i f i n s t a n t i a t i n g
−− any Xi l inx p r im i t i v e s in t h i s code .
use work . RoadOutRegister . a l l ;
−−l i b r a r y UNISIM ;
−−use UNISIM . VComponents . a l l ;
e n t i t y LambAndAuxRoadControl i s
Port (
−−> clock domain <−−
c lk : in STD_LOGIC;
clk_gtp_tx : in STD_LOGIC;
clk_gtp_rx : in STD_LOGIC;
−−> re s e t s i g n a l <−−
i n i t : in STD_LOGIC;
f i f o_ r e s e t : in STD_LOGIC;
−−> input data from GTP input <−−
RoadFromLamb : in std_logic_vector (31 downto 0 ) ;
rx cha r i sk : in std_logic_vector (3 downto 0 ) ;
RxDataValid : in s td_log ic ;
−−> Spy bu f f e r s i g n a l <−−
f r e e z e : in s td_log ic ;
VMEaddress : in std_logic_vector (12 downto 0 ) ;
reset_spy : in s td_log ic ;
SpyDataOut : out std_logic_vector (31 downto 0 ) ;
SpyStatus : out std_logic_vector (15 downto 0 ) ;
−−> input from VME <−−
VmeBusLink : in std_logic_vector (35 downto 0 ) ;
wr_en_vme : in s td_log ic ;
ControlReg : in ControlReg_t ;
−−>monitor data <−−
PacketData : in s td_log ic ;
HitTime : in std_logic_vector (31 downto 0 ) ;
RoadTime : in std_logic_vector (31 downto 0 ) ;
NoMoreRoad : out s td_log ic ;
−−> Hold From Aux
HoldFromAux : in s td_log ic ;
−−> number o f i d l e words from VME
id l e_thre sho ld : in std_logic_vector (9 downto 0 ) ;
−−> FIFO GTP IN s i g n a l s Program Full , Empty <−−
ProgFul lF i fo : out s td_log ic ;
empty_fifo_gtp_in : out s td_log ic ;
−−> End event and tag event
No_hit_time : in s td_log ic ;
Hit_EE : in s td_log ic ;
EndRoad : out s td_log ic ;
SendRoad : in s td_log ic ;
TagEvent : in std_logic_vector (15 downto 0 ) ;
Stop_road_counter : out s td_log ic ;
−−> output p a r a l l e l data to aux <−−
RoadToAux : out std_logic_vector (31 downto 0 ) ;
TxCharIsK : out std_logic_vector (3 downto 0 ) ;
−−> sta t e fsm f o r end event
state_fsm_lamb_control : out std_logic_vector (3 downto 0 ) ;
−−> e r r o r s counters
PatternX_address : in std_logic_vector (16 downto 0 ) ;
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PatternX_counter : out std_logic_vector (31 downto 0)
) ;
end LambAndAuxRoadControl ;
a r ch i t e c t u r e Behaviora l o f LambAndAuxRoadControl i s
−−∗∗∗∗∗∗∗∗∗∗∗∗∗∗ INPUT SPY BUFFER +++++++++∗∗∗∗∗∗∗∗∗
−−This module wr i te the output o f each FIFO into a c i r c u l a r memory
−−that can be read through VME i n t e r f a c e
component SpyBuffer i s
Port (
c lk : in s td_log ic ;
reset_spy : in s td_log ic ;
−−> vme and s t a t e s i g n a l <−−
f r e e z e : in s td_log ic ;
VMEaddress : in std_logic_vector (12 downto 0 ) ; −−vme address
to read the memory content
−−> input spy data <−−
spy_data_in : in std_logic_vector (31 downto 0 ) ;
spy_write_en : in s td_log ic ; −−enable the wr i te o f ram
−−> output spy data <−−
spy_data_out : out std_logic_vector (31 downto 0 ) ;
s t a tu s_r eg i s t e r : out std_logic_vector (15 downto 0) −−s i g n a l to po in te r
at l a s t memory l o c a t i on
) ;
end component SpyBuffer ;
COMPONENT FIFO_gtp_36bit
PORT (
r s t : IN STD_LOGIC;
wr_clk : IN STD_LOGIC;
rd_clk : IN STD_LOGIC;
din : IN STD_LOGIC_VECTOR(35 DOWNTO 0) ;
wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
dout : OUT STD_LOGIC_VECTOR(35 DOWNTO 0) ;
f u l l : OUT STD_LOGIC;
empty : OUT STD_LOGIC;
prog_fu l l : OUT STD_LOGIC
) ;
END COMPONENT;
COMPONENT FIFO_vme_36bit
PORT (
c lk : IN STD_LOGIC;
r s t : IN STD_LOGIC;
din : IN STD_LOGIC_VECTOR(35 DOWNTO 0) ;
wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
dout : OUT STD_LOGIC_VECTOR(35 DOWNTO 0) ;
f u l l : OUT STD_LOGIC;
empty : OUT STD_LOGIC
) ;
END COMPONENT;
COMPONENT FIFO_gtp_output
PORT (
r s t : IN STD_LOGIC;
wr_clk : IN STD_LOGIC;
rd_clk : IN STD_LOGIC;
din : IN STD_LOGIC_VECTOR(35 DOWNTO 0) ;
wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
dout : OUT STD_LOGIC_VECTOR(35 DOWNTO 0) ;
f u l l : OUT STD_LOGIC;
empty : OUT STD_LOGIC;
prog_fu l l : OUT STD_LOGIC
) ;
END COMPONENT;
COMPONENT FIFO_monitoring
PORT (
r s t : IN STD_LOGIC;
c lk : IN STD_LOGIC;
din : IN STD_LOGIC_VECTOR(35 DOWNTO 0) ;
wr_en : IN STD_LOGIC;
rd_en : IN STD_LOGIC;
dout : OUT STD_LOGIC_VECTOR(35 DOWNTO 0) ;
f u l l : OUT STD_LOGIC;
empty : OUT STD_LOGIC;
prog_fu l l : OUT STD_LOGIC
) ;
END COMPONENT;
COMPONENT insert_ee_word_module
PORT(
r e s e t : IN std_log ic ;
clock_rx : IN std_log ic ;
c l ock : IN std_log ic ;
data_valid : IN std_log ic ;
send_road : IN std_log ic ;
data_in : IN std_logic_vector (35 downto 0 ) ;
idle_number : IN std_logic_vector (9 downto 0 ) ;
ee_pulse : out s td_log ic ;
ee_s igna l : out s td_log ic ;
state_fsm : out std_logic_vector (1 downto 0)
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) ;
END COMPONENT;
−−−−−−−−−−−−−−constant dec la ra t i on−−−−−−−−−−−−−
constant StartPacket : std_logic_vector (35 downto 0) := "1000"& x"FE80E0DA" ;
constant EndPacket : std_logic_vector (35 downto 0) := "1000"& x"FE80E0DB" ;
constant EndEvent : std_logic_vector (35 downto 16) := "1000"& x"F780 " ;
constant IDLE_WORD : std_logic_vector (31 downto 0) := x"0000BC50" ;
−−−−−−−−−−−−−−−s i g n a l dec l a ra t i on−−−−−−−−−−−−−
−−−−−−−−−−fsm & counter−−−−−−−−−−−
type state_fsm i s ( state_0 , state_1 , state_2 , state_3 , state_4 , state_5 , state_6 , state_7 ,
state_8 , state_9 , state_1_2 , state_2_3 ) ;
s i g n a l s t a t e : state_fsm ;
s i g n a l next_state : state_fsm ;
s i g n a l NoMoreRoad_i : s td_log ic ;
s i g n a l EndRoad_int : s td_log ic ;
s i g n a l EndRoad_int_reg : s td_log ic ;
s i g n a l EndRoad_pulse : s td_log ic ;
s i g n a l SendRoad_pulse : s td_log ic ;
s i g n a l SendRoad_reg : s td_log ic ;
s i g n a l count e r Id l e : unsigned (9 downto 0 ) ;
s i g n a l No_hit_time_i : s td_log ic ;
−−−−−s i g n a l f i f o f o r the input gtp data
s i g n a l d in_f i fo_in : std_logic_vector (35 downto 0 ) ;
s i g n a l dout_fi fo_in : std_logic_vector (35 downto 0 ) ;
s i g n a l ful l_gtp_in : s td_log ic ;
s i g n a l empty_gtp_in : s td_log ic ;
s i g n a l rd_en_gtp_in : s td_log ic ;
s i g n a l wr_en_gtp_in : s td_log ic ;
s i g n a l input_idle : s td_log ic ;
s i g n a l ProgFul lFi fo_i : s td_log ic ;
−−s i g n a l f i f o f o r the input vme data
s i g n a l dout_vme : std_logic_vector (35 downto 0 ) ;
s i g n a l rd_en_vme : s td_log ic ;
s i g n a l full_vme : s td_log ic ;
s i g n a l empty_vme : s td_log ic ;
s i g n a l vmebus_loop : std_logic_vector (35 downto 0 ) ;
s i g n a l wr_en_loop : s td_log ic ;
−−Data s i g n a l s
s i g n a l Data : std_logic_vector (35 downto 0 ) ;
s i g n a l Data_reg : std_logic_vector (35 downto 0 ) ;
s i g n a l DataToGtpOut : std_logic_vector (35 downto 0 ) ;
s i g n a l DataMonitorToGtpOut : std_logic_vector (35 downto 0 ) ;
−−−−−s i g n a l f i f o f o r the output gtp data
s i g n a l dout_fifo_out : std_logic_vector (35 downto 0 ) ;
s i g n a l ful l_gtp_out : s td_log ic ;
s i g n a l empty_gtp_out : s td_log ic ;
s i g n a l rd_en_gtp_out : s td_log ic ;
s i g n a l wr_en_gtp_out : s td_log ic ;
s i g n a l wr_en_gtp_out_start : s td_log ic ;
s i g n a l ProgFullGtpOut : s td_log ic ;
s i g n a l din_fi fo_out : std_logic_vector (35 downto 0 ) ;
s i g n a l wr_en_fifo_out : s td_log ic ;
−−−−s i g n a l f i f o monitoring−−−−−−−−−−−−−
s i g n a l f i fo_monitor ing_in : std_logic_vector (35 downto 0 ) ;
s i g n a l wr_en_monitoring : s td_log ic ;
s i g n a l rd_en_monitoring : s td_log ic ;
s i g n a l fu l l_monitor ing : s td_log ic ;
s i g n a l empty_fifo_monitoring : s td_log ic ;
s i g n a l ProgFul lF i foMonitor ing : s td_log ic ;
s i g n a l MonitorData : std_logic_vector (35 downto 0 ) ;
s i g n a l Stop_road_counter_i : s td_log ic ;
s i g n a l Stop_road_counter_i_REG : std_log ic ;
−−−−−−s i g n a l Spy buf f e r−−−−−−−−−−−−−−−−−
s i g n a l spy_data_in : std_logic_vector (31 downto 0 ) ;
s i g n a l spy_write_en : s td_log ic ;
s i g n a l rd_en_gtp_in_reg : s td_log ic ;
s i g n a l rd_en_vme_reg : s td_log ic ;
s i g n a l mux_sel_data_monitor : s td_log ic ;
s i g n a l mux_sel_data_monitor_reg : s td_log ic ;
−−−−−−AA&FC Event Error Counters −−−−−−−
s i g n a l chip_error : std_logic_vector (3 downto 0 ) ;
type errors_array i s array (0 to 3) o f unsigned (7 downto 0 ) ;
s i g n a l e r ror s_counter s : e r rors_array ;
begin
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−−−−−−−−−−− FSM −−−−−−−−−−−−−−−−
−−−SYNC Operation
proce s s ( c lk )
begin
i f ( clk ' event and c lk = '1 ') then
i f ( i n i t = '1 ') then
s t a t e <= state_0 ;
e l s e
s t a t e <=next_state ;
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end i f ;
end i f ;
end proce s s ;
−−−next s t a t e decode
proce s s ( s tate , RxDataValid , SendRoad , empty_gtp_in , NoMoreRoad_i , Hit_EE , empty_fifo_monitoring ,
PacketData , Stop_road_counter_i_REG , No_hit_time_i )
begin
next_state <= s ta t e ;
case ( s t a t e ) i s
when ( state_0 ) =>
i f ( ( RxDataValid = '1 ') and (SendRoad = '1 ' ) ) then
next_state <= state_1 ;
end i f ;
when ( state_1 ) => −−sending roads
i f ( ( NoMoreRoad_i = '1 ') and ( empty_gtp_in= '1 ')) then −−wait ing f i x ed i d l e words
next_state <= state_1_2 ;
end i f ;
when ( state_1_2 ) =>
i f ( PacketData = '1 ' ) then
next_state <= state_2 ;
e l s e
next_state <= state_7 ;
end i f ;
when ( state_2 ) => −−i s needed to i n s e r t Star t Monitoring Packet
next_state <= state_2_3 ;
when ( state_2_3 ) => −−wait ing Road stop s i g n a l
i f ( Stop_road_counter_i_REG= '1 ') then
next_state <= state_3 ;
end i f ;
when ( state_3 ) => −−here i n s e r t Road counter Word
next_state <= state_4 ;
when ( state_4 ) => −−wait ing Hit end event
i f (No_hit_time_i= '1 ') then
next_state <= state_6 ;
e l s i f (Hit_EE = '1 ') then
next_state <= state_5 ;
end i f ;
when ( state_5 ) => −−here i n s e r t Hit counter Word
next_state <= state_6 ;
when ( state_6 ) => −−here i n s e r t End Monitoring Packet
next_state <= state_7 ;
when ( state_7 ) => −−EE word i n s e r t i o n
next_state <= state_8 ;
when ( state_8 ) => −−wait empty monitor ing f i f o
i f ( empty_fifo_monitoring = '1 ') then
next_state <= state_9 ;
end i f ;
when ( state_9 ) => −− send EndRoad to CTRL
i f ( SendRoad = '0 ') then
next_state <= state_0 ;
end i f ;
when other s =>
next_state <= state_0 ;
end case ;
end proce s s ;
−−−−−−−−−output−−−−−−−−−−−−−−−−−−−−−−−
proce s s ( s t a t e )
begin
case ( s t a t e ) i s
when ( state_0 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0000";
when ( state_1 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0001";
when ( state_2 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0010";
when ( state_3 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0011";
when ( state_4 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0100";
when ( state_5 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0101";
when ( state_6 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0110";
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when ( state_7 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "0111";
when ( state_8 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "1000";
when ( state_9 ) =>
EndRoad_int <= '1 ' ;
state_fsm_lamb_control<= "1001";
when ( state_1_2 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "1010";
when ( state_2_3 ) =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "1011";
when other s =>
EndRoad_int <= '0 ' ;
state_fsm_lamb_control<= "1111";
end case ;
end proce s s ;
No_hit_time_i <= No_hit_time ;
EndRoad <= EndRoad_int ;
EndRoad_pulse <= '1 ' when (EndRoad_int_reg= '0 ' and EndRoad_int = '1 ' ) e l s e ' 0 ' ;
SendRoad_pulse <= '1 ' when ( SendRoad_reg= '0 ' and SendRoad = '1 ' ) e l s e ' 0 ' ;
p roce s s ( c lk )
begin
i f ( clk ' event and c lk = '1 ') then
i f ( i n i t = '1 ' ) then
EndRoad_int_reg <= '0 ' ;
SendRoad_reg <= '0 ' ;
e l s e
EndRoad_int_reg <= EndRoad_int ;
SendRoad_reg <= SendRoad ;
end i f ;
end i f ;
end proce s s ;
−−−−−−−−−−end FSM−−−−−−−−−−−−−−−−−
NoMoreRoad <= NoMoreRoad_i ;
−−−−−−−−I d l e Counter−−−−−−−−−−−−−−
proce s s ( clk_gtp_rx )
begin
i f ( clk_gtp_rx ' event and clk_gtp_rx = '1 ' ) then
i f ( ( i n i t = '1 ' ) or ( ProgFul lFi fo_i = '1 ')) then
count e r Id l e <= ( other s => ' 0 ' ) ;
NoMoreRoad_i <= '0 ' ;
e l s e
i f ( ( s t a t e = state_1 ) and ( rxchar i sk & RoadFromLamb = x"FBCBC1C1C")) then
count e r Id l e <= counte r Id l e + 1 ;
i f c ount e r Id l e = unsigned ( id l e_thre sho ld ) then
NoMoreRoad_i <= '1 ' ;
e l s e
NoMoreRoad_i <= '0 ' ;
end i f ;
e l s e
count e r Id l e <= ( other s => ' 0 ' ) ;
NoMoreRoad_i <= '0 ' ;
end i f ;
end i f ;
end i f ;
end proce s s ;
−−−−−−−−−end i d l e counter−−−−−−−−−
input_idle <= '1 ' when RoadFromLamb = x"BCBC1C1C" and rxchar i sk = x"F" e l s e ' 0 ' ;
d in_f i fo_in <= ( rxchar i sk & RoadFromLamb ) ;
rd_en_gtp_in <= (( not empty_gtp_in ) and ( not ProgFullGtpOut ) ) when ( s t a t e = state_1 ) e l s e ' 0 ' ;
wr_en_gtp_in <= ( not input_idle ) and RxDataValid ;
empty_fifo_gtp_in <= empty_gtp_in ;
ProgFul lF i fo <= ProgFul lFi fo_i ;
−−−−−− f i f o input GTP RX−−−−−−−−−−−−
FIFOgtp_parallel_i : FIFO_gtp_36bit
PORT MAP (
r s t => f i f o_r e s e t ,
wr_clk => clk_gtp_rx , −−r e c e i v e c lock f o r gtp
rd_clk => clk ,
din => din_fi fo_in ,
wr_en => wr_en_gtp_in ,
rd_en => rd_en_gtp_in ,
dout => dout_fifo_in ,
f u l l => full_gtp_in ,
empty => empty_gtp_in ,
prog_fu l l => ProgFul lFi fo_i
) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−−−−de f i n e the s i g n a l f o r loop ing f i f o
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vmebus_loop <= VmeBusLink when ControlReg . LoopFifoVME = '0 ' e l s e dout_vme ;
wr_en_loop <= wr_en_vme when ControlReg . LoopFifoVME = '0 ' e l s e rd_en_vme ;
−−rd_en_vme <= (( not empty_vme) and ( ControlReg . TestMode = '1 ' ) and ( not ProgFullGtpOut ) ) ;
rd_en_vme <= (( not empty_vme) and ( not ProgFullGtpOut ) ) when ( ControlReg . TestMode = '1 ' ) e l s e ' 0 ' ;
−−−−−− f i f o input VME −−−−−−−−−−−−−−−−
FIFOvme_parallel_i : FIFO_vme_36bit
PORT MAP (
r s t => f i f o_r e s e t ,
c l k => clk ,
din => vmebus_loop ,
wr_en => wr_en_loop ,
rd_en => rd_en_vme ,
dout => dout_vme ,
f u l l => full_vme ,
empty => empty_vme
) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Mux fo r s e l e c i o n f o r Data or VME Data
Data <= dout_fi fo_in when ControlReg . TestMode = '0 ' e l s e dout_vme ;
−−d e f i n i t i o n o f wr enable f o r f i f o out
wr_en_gtp_out <= rd_en_gtp_in_reg or rd_en_vme_reg or rd_en_monitoring ;
−−−FF p i p e l i n e l e v e l f o r data mux−−−−
datamux_FF : proce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( i n i t = '1 ' ) then
Data_reg <= ( other s => '0 ');
rd_en_gtp_in_reg <= '0 ' ;
rd_en_vme_reg <= '0 ' ;
e l s e
Data_reg <= Data ;
rd_en_gtp_in_reg <= rd_en_gtp_in ;
rd_en_vme_reg <= rd_en_vme ;
end i f ;
end i f ;
end proce s s ;
−− AA&FC check Data_reg f o r pattern 0 in a l l ch ips and a l l events .
f l a g_e r r o r s : p roce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( SendRoad_pulse = '1 ' or f i f o_ r e s e t = '1 ' ) then
chip_error <= "1111";
e l s e
i f (Data_reg (16 downto 0) = PatternX_address ) then
chip_error ( to_integer ( unsigned (Data_reg (18 downto 17 ) ) ) ) <= '0 ' ;
end i f ;
end i f ;
end i f ;
end proce s s ;
gen_errors_counter : f o r I in 0 to 3 generate
errors_counter : p roce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( f i f o_ r e s e t = '1 ' ) then
error s_counter s ( I ) <= ( other s => ' 0 ' ) ;
e l s i f ( EndRoad_pulse = '1 ' ) then
i f ( chip_error ( I ) = '1 ' and error s_counter s ( I ) ( 7 ) = '0 ' ) then
error s_counter s ( I ) <= errors_counter s ( I ) + 1 ;
end i f ;
end i f ;
end i f ;
end proce s s ;
PatternX_counter ( ( I ∗8)+7 downto ( I ∗8)) <= std_logic_vector ( e r ror s_counter s ( I ) ) ;
end generate ;
−−−FF p i p e l i n e l e v e l f o r f i fo_out−−−−
fifo_out_FF : proce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( i n i t = '1 ' ) then
din_fi fo_out <= ( other s => '0 ');
wr_en_fifo_out <= '0 ' ;
e l s e
din_fi fo_out <= DataToGtpOut ;
wr_en_fifo_out <=wr_en_gtp_out ;
end i f ;
end i f ;
end proce s s ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−con t ro l s i g n a l f o r the mux Data or Monitoring Data
mux_sel_data_monitor<= '1 ' when ( s t a t e = state_0 ) e l s e mux_sel_data_monitor_reg ;
mux_data_monitoring_data : p roce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( ( i n i t = '1 ' ) or ( s t a t e = state_1_2 ) ) then
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mux_sel_data_monitor_reg <= '0 ' ;
e l s e
mux_sel_data_monitor_reg <= mux_sel_data_monitor ;
end i f ;
end i f ;
end proce s s ;
−−Mux fo r s e l e c t i o n o f Data or Monitoring Data
DataToGtpOut <= Data_reg when s t a t e=state_1 e l s e DataMonitorToGtpOut ;
rd_en_gtp_out <= ( not HoldFromAux) and ( not empty_gtp_out ) ;
−−Data to be t r a sm i t t e r from gtp tx
RoadToAux <= dout_fifo_out (31 downto 0) when empty_gtp_out = '0 ' e l s e IDLE_WORD;
−−Control data f o r the gtp TX
TxCharIsK<= "0010" when empty_gtp_out = '1 ' e l s e dout_fifo_out (35 downto 32 ) ;
Stop_road_counter_i <= '1 ' when dout_fifo_out = StartPacket e l s e ' 0 ' ;
Stop_road_counter <=Stop_road_counter_i ;
p roce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( i n i t = '1 ' ) then
Stop_road_counter_i_REG <= '0 ' ;
e l s e
Stop_road_counter_i_REG <= Stop_road_counter_i ;
end i f ;
end i f ;
end proce s s ;
−−−−−− f i f o output GTP TX−−−−−−−−−−−−
FIFO_gtpout_i : FIFO_gtp_output
PORT MAP (
r s t => f i f o_r e s e t ,
wr_clk => clk ,
rd_clk => clk_gtp_tx ,
din => din_fifo_out ,
wr_en => wr_en_fifo_out ,
rd_en => rd_en_gtp_out ,
dout => dout_fifo_out ,
f u l l => full_gtp_out ,
empty => empty_gtp_out ,
prog_fu l l => ProgFullGtpOut
) ;
−−Monitoring Data−−
Monitor_Mux_time : proce s s ( s tate , RoadTime , HitTime )
begin
case ( s t a t e ) i s
when( state_3 ) => −−i n s e r t road time
MonitorData <= "0000" & RoadTime ;
when( state_5 ) => −−i n s e r t h i t time
MonitorData <= "0000" & HitTime ;
when other s =>
MonitorData <= "0000" & RoadTime ;
end case ;
end proce s s ;
Packet_Mux : proce s s ( s tate , MonitorData , TagEvent )
begin
case ( s t a t e ) i s
when state_0 | state_1 | state_2 => −−i n s e r t begin s t a r t packet word
f i fo_monitor ing_in <= StartPacket ;
when state_3 | state_4 | state_5 => −−i n s e r t begin monitor ing word
f i fo_monitor ing_in <= MonitorData ;
when( state_6 ) => −−i n s e r t end packet word
f i fo_monitor ing_in <= EndPacket ;
when( state_7)=> −−i n s e r t tag event f o r ee
f i fo_monitor ing_in <= EndEvent & TagEvent ;
when other s =>
fi fo_monitor ing_in <= MonitorData ;
end case ;
end proce s s ;
−−rd_en_monitoring <= (( not empty_fifo_monitoring ) and ( not ProgFullGtpOut ) and ( s t a t e /= state_1 ) ) ;
rd_en_monitoring <= (( not empty_fifo_monitoring ) and ( not ProgFullGtpOut ) ) when ( s t a t e /= state_1 ) e l s e ' 0 ' ;
−−wr_en_monitoring <= (( s t a t e = state_2 ) or ( s t a t e = state_3 ) or ( s t a t e = state_5 ) or ( s t a t e = state_6 ) or
( s t a t e = state_7 ) ) ;
wr_en_monitoring <= '1 ' when ( ( s t a t e = state_2 ) or ( s t a t e = state_3 ) or ( s t a t e = state_5 )
or ( s t a t e = state_6 ) or ( s t a t e = state_7 ) ) e l s e ' 0 ' ;
−−−−−− f i f o monitor ing −−−−−−−−−−−−
FIFO_monitoring_i : FIFO_monitoring
PORT MAP (
r s t => f i f o_r e s e t ,
c l k => clk ,
din => fi fo_monitor ing_in ,
wr_en => wr_en_monitoring ,
rd_en => rd_en_monitoring ,
dout => DataMonitorToGtpOut ,
f u l l => ful l_monitor ing ,
empty => empty_fifo_monitoring ,
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prog_fu l l => ProgFul lF i foMonitor ing
) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−FF p i p e l i n e l e v e l f o r SpyBuffer−−−−
SPY_FF: proce s s ( c lk )
begin
i f ( c lk ' event and c lk = '1 ' ) then
i f ( i n i t = '1 ' ) then
spy_data_in <= ( other s => '0 ');
spy_write_en <= '0 ' ;
e l s e
spy_data_in <= DataToGtpOut (31 downto 0 ) ;
spy_write_en <=wr_en_gtp_out ;
end i f ;
end i f ;
end proce s s ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−−−−−−−Spy bu f f e r −−−−−−−−−−−−−−−−−−
spyBufferBus_inst : SpyBuffer
port map (
c lk => clk ,
reset_spy => reset_spy ,
−−> vme and s ta tu s s i g n a l <−−
f r e e z e => f r e e z e ,
VMEaddress => VMEaddress ,
−−> input spy data <−−
spy_data_in => spy_data_in ,
spy_write_en => spy_write_en ,
−−> output spy data <−−
spy_data_out => SpyDataOut (31 downto 0) ,
s t a tu s_r eg i s t e r => SpyStatus
) ;
end Behaviora l ;
Time Monitoring Module VHDL code:
l i b r a r y IEEE ;
use IEEE .STD_LOGIC_1164 .ALL;
−− Uncomment the f o l l ow ing l i b r a r y de c l a r a t i on i f us ing
−− ar i thmet i c f unc t i on s with Signed or Unsigned va lues
−−use IEEE .NUMERIC_STD.ALL;
−−use IEEE .NUMERIC_STD.ALL;
use i e e e . std_logic_unsigned . a l l ;
use i e e e . s td_log ic_ar i th . a l l ;
LIBRARY Xil inxCoreLib ;
−− Uncomment the f o l l ow ing l i b r a r y de c l a r a t i on i f i n s t a n t i a t i n g
−− any Xi l inx p r im i t i v e s in t h i s code .
−−l i b r a r y UNISIM ;
−−use UNISIM . VComponents . a l l ;
e n t i t y Time_Monitoring_Module i s
Port (
s t a r t : in STD_LOGIC;
stop : in STD_LOGIC;
c lk : in STD_LOGIC;
r s t : in STD_LOGIC;
time_data : out STD_LOGIC_VECTOR (31 downto 0 ) ;
data_ID : in STD_LOGIC_VECTOR (7 downto 0 ) ;
End_ev_from_Hit : out STD_LOGIC;
data_valid : out STD_LOGIC
) ;
end Time_Monitoring_Module ;
a r ch i t e c t u r e Behaviora l o f Time_Monitoring_Module i s
s i g n a l count_time : std_logic_vector (23 downto 0 ) ;
s i g n a l s ta r t_i : s td_log ic ;
s i g n a l stop_i : s td_log ic ;
s i g n a l reset_count : s td_log ic ;
s i g n a l data_ID_i : std_logic_vector (7 downto 0 ) ;
s i g n a l counter_overf low : s td_log ic ;
subtype state_tmm i s std_logic_vector (2 downto 0 ) ;
constant reset_tmm : state_tmm := "000";
constant count_tmm : state_tmm := "001";
constant wait_tmm : state_tmm := "010";
constant wait_start : state_tmm := "011";
constant copy_reset_tmm : state_tmm := "100";
constant wait_stop : state_tmm := "101";
s i g n a l current_state_tmm : state_tmm ;
s i g n a l next_state_tmm : state_tmm ;
begin
s ta r t_i <= s t a r t ;
stop_i <= stop ;
sync_proc_tmm : proce s s ( c lk )
begin
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i f ( c lk ' event and c lk = '1 ' ) then
i f ( r s t = '1 ' ) then
current_state_tmm <= wait_start ;
e l s e
current_state_tmm <= next_state_tmm ;
end i f ;
end i f ;
end proce s s ;
−−−TIME−COUNTER−−−
time_counter : p roce s s ( c lk )
begin
i f ( clk ' event and c lk = '1 ' ) then
i f ( r s t = '1 ' or reset_count = '1 ' ) then
count_time <= ( other s => ' 0 ' ) ;
e l s i f ( ( current_state_tmm = count_tmm)and ( counter_overf low = '0 ')) then
count_time <= count_time + 1 ;
end i f ;
end i f ;
end proce s s ;
counter_overf low <='1' when count_time=x"0 f f f f f " e l s e ' 0 ' ;
TMM_FSM: proce s s ( current_state_tmm , stop_i , start_i , counter_overf low )
begin
next_state_tmm <= current_state_tmm ;
case ( current_state_tmm ) i s
when reset_tmm =>
next_state_tmm <= wait_start ;
when wait_start =>
i f ( s ta r t_i = '0 ' ) then
next_state_tmm <= wait_tmm ;
end i f ;
when wait_tmm =>
i f ( s ta r t_i = '1 ' ) then
next_state_tmm <= wait_stop ;
end i f ;
when wait_stop =>
i f ( stop_i = '0 ' ) then
next_state_tmm <= count_tmm ;
end i f ;
when count_tmm =>
i f ( ( stop_i = '1 ' ) or ( counter_overf low = '1 ')) then
next_state_tmm <= copy_reset_tmm ;
end i f ;
when copy_reset_tmm =>
time_data <= data_ID & count_time ;
−−count_time <= ( other s => ' 0 ' ) ;
next_state_tmm <= reset_tmm ;
when other s =>
next_state_tmm <= reset_tmm ;
end case ;
end proce s s ;
reset_count_number : p roce s s ( current_state_tmm )
begin
i f current_state_tmm = wait_tmm then
reset_count <= '1 ' ;
e l s e
reset_count <= '0 ' ;
end i f ;
end proce s s ;
p roce s s ( c lk )
begin
i f ( clk ' event and c lk = '1 ' ) then
i f ( r s t = '1 ' or ( reset_count = '1 ' ) ) then
End_ev_from_Hit <= '0 ' ;
e l s i f ( ( stop_i = '1 ') or ( counter_overf low = '1 ')) then
End_ev_from_Hit <= '1 ' ;
end i f ;
end i f ;
end proce s s ;
end Behaviora l ;
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